Skip to content
Pro
Block or report user

Report or block alexforencich

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Organizations

@LabPy @SEDS-Software @ucsdsysnet
Block or report user

Report or block alexforencich

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Pinned

  1. Verilog Ethernet components for FPGA implementation

    Verilog 395 137

  2. Open source, high performance, FPGA-based NIC

    Verilog 327 23

  3. Verilog PCI express components

    Verilog 82 17

  4. Verilog AXI components for FPGA implementation

    Verilog 144 40

1,152 contributions in the last year

Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mon Wed Fri

Contribution activity

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.