

VC_RANDC

Overview

vc_randc returns the random-cyclic value within the set of predefined range.

Syntax

```
vc_randc #(min,max) <inst_name> ();
```

Parameters		
min	Low limit of the predefined range	
max	Upper limit of the predefined range	
Access Functions		
Name	Arguments	Description
get	Dummy (0)	Returns the random-cyclic value within the specified range

Verilog example

```
module test;
integer i;
vc_randc #(3,8) randc();

initial begin
    for (i=0; i< 20; i=i+1)
        #10 $display("i = %0d; randc = %0d", i, randc.get(0));
        #10 $finish;
end

endmodule
```

Verilog example Output

```
i = 0; randc = 7
i = 1; randc = 8
i = 2; randc = 6
i = 3; randc = 3
i = 4; randc = 4
i = 5; randc = 5
i = 6; randc = 3
i = 7; randc = 7
i = 8; randc = 8
i = 9; randc = 6
i = 10; randc = 5
i = 11; randc = 4
```