DPDK&PMD development on ARMv8

- base on Ring buffer DMA on zcu102

Alex He(ahe@xilinx.com)
TEMA Embedded Application Engineer
Nov/1/2018



PMD development XPMD for Ring buffer DMA(RDMA) IP





Example Platform

- > Xilinx PMD for Ring buffer DMA(RDMA) IP
 - >> XPMD/RDMA (abbreviations)
- > ZCU102 (CortexA53, Armv8)
- > BSP: Petalinux v2017.4
- > gcc version 6.2.1 20161114 (Linaro GCC Snapshot 6.2-2016.11)
- > DPDK 18.02



Key points of XPMD implement

Challenges:

- > Armv8(short of documents)
- Without UIO(directly access/mmap registers, Phy2Virt address)
- Virtual address to Physical address for DMA operation
- Cache coherent (no HPC port connect to DMA)
- > Debug/Test
- > DMA IP is still under developing meanwhile to be mature
- > Performance

We do it almost from ZERO!

Benefit from Linux Kernel Driver Experience!




Development process

> Use git for code management

https://github.com/alexhegit/dpdk_zcu102

Open source development flow(branch, patches)

> No upstream until now





XPMD

- Main work is implement the eth_dev_ops and tx/rx burst functions
- More like the Linux kernel driver
- Object-Oriented data structure
- Leverage EAL APIs
- Driver and device binding
- Driver support input parameters
 - get the register physical address

```
ahe@ahe-5810:~/DPDK ARM64/dpdk$ ls -al drivers/net/xlnx/
drwxrwxr-x 2 ahe ahe 4096 7月
drwxrwxr-x 40 ahe ahe 4096 6月
                               7 11:26 ...
 rw-rw-r-- 1 ahe ahe 2045 6月
                               7 11:26 Makefile
 rw-rw-r-- 1 ahe ahe 113 6月
                               7 11:26 meson.build
 rw-rw-r-- 1 ahe ahe 25411 7月
                               19 16:55 rte eth xlnx.c
                              7 11:26 rte_pmd_xlnx_version.map
                     28 6月
 rw-rw-r-- 1 ahe ahe 7616月
                              20 15:30 xlnx logs.h
 rw-rw-r-- 1 ahe ahe 2801 7月
                              19 16:55 xlnx rdma.h
 rw-rw-r-- 1 ahe ahe 4351 7月 12 11:10 xlnx_rdma_reg.h
 rw-rw-r-- 1 ahe ahe 1619 7月 20 14:43 xpmd_readme
 he@ahe-5810:~/DPDK ARM64/dpdk$
```

```
static const struct eth dev_ops ops =
    .dev_start = eth_dev_start,
    .dev_stop = eth_dev_stop,
    .dev_close = eth_dev_close,
    .dev_configure = eth_dev_info,
    .rx_queue_setup = eth_rx_queue_setup,
    .tx_queue_setup = eth_rx_queue_setup,
    .rx_queue_release = eth_rx_queue_release,
    .tx_queue_release = eth_tx_queue_release,
    .mtu_set = eth_mtu_set,
    .link_update = eth_link_update,
    .mac_addr_set = eth_stats_get,
    .stats_reset = eth_stats_reset,
}
```

```
/* finally assign rx and tx ops */
eth_dev->rx_pkt_burst = eth_xlnx_rx;
eth_dev->tx_pkt_burst = eth_xlnx_tx;
```



Key points

Armv8(short of documents)

- > Create new config(./config/defconfig_arm64-armv8a-plnxapp-gcc) base on common_armv8_linuxapp
- > disable NUMA

```
--- a/config/defconfig_arm64-armv8a-plnxapp-gcc
+++ b/config/defconfig_arm64-armv8a-plnxapp-gcc
@@ -33,3 +33,11 @@

CONFIG_RTE_TOOLCHAIN="gcc"
CONFIG_RTE_TOOLCHAIN_GCC=y
+
+#
+# Alex's Config
+#
+# Doesn't support NUMA
+CONFIG_RTE_EAL_NUMA_AWARE_HUGEPAGES=n
+CONFIG_RTE_LIBRTE_VHOST_NUMA=n
```



Without UIO(register Physical address to Virtual address)

> Input parameter of the base register Physical address

```
$testpmd -l 1-3 --vdev 'net_xlnx0, pbase=0xa0000000 -- -i
```

> mmap it throught /dev/mem



Register access

> DPDK provide APIs for 8/16/32/64 bit register access

Low lever with ASM code in *rte_read*_relaxed()/rte_write*_relaxed()*High lever with memory barrier in *rte_read*()/rte_write*()*

- > Wrapper these APIs for easy coding in PMD
- > Or call the high lever APIs directly in PMD

```
static __rte_always_inline uint32_t
rte_read32(const volatile void *addr)
{
      uint32_t val;
      val = rte_read32_relaxed(addr);
      rte_io_rmb();
      return val;
}
```

```
static __rte_always_inline void
rte_write32(uint32_t value, volatile void *addr)
{
        rte_io_wmb();
        rte_write32_relaxed(value, addr);
}
```



Virtual address to Physical address

- > Use RTE API to allocate the memory with virtual address back
 - >> The last parameters of rte_zmalloc() will keep the memory align as what your DMA want
- > Use RTE API do the virt2phy address

Use RTE MBUF APIs to get packet data physical directly for DMA descriptor

```
/*
 * Put bufs to DMA TX ring
 * and update mbufs_info
 */
hw_p = txq->hw_p;
for (i = 0; i < send_mbuf_num; i++) {
    tx_desc = (union rdma_tx_desc *)txq->ring_vaddr + hw_p;
    txq->mbufs_info[hw_p] = bufs[i];
    tx_desc->read.pkt_addr = rte_mbuf_data_iova(bufs[i]);
    tx_desc->read.pkt_size = rte_pktmbuf_data_len(bufs[i]);
    tx_desc->read.seop.sop = 0x1;
    tx_desc->read.seop.eop = 0x1;
    tx_desc->read.rsvd3 = 0x1;
    hw_p = (hw_p + 1) & (txq->ring_size - 1);
}
```



Cache coherent (no HPC port connect to DMA)

- > ASM codes from u-boot
- > Wrap it and call it as need

```
static void
rdma_flush_ring(struct rdma_queue *q)

uint64_t start, stop;

start = (uint64_t)q->ring_vaddr;
stop = (uint64_t)q->ring_vend;

invalidate_dcache_range(start, stop);
}
```



Debug/Test

- > Register special log functions
- > Enable the log by the parameters
- > Use testpmd for test
 - Original strong test application of DPDK
 - Good example of user application for packet forward
 - >> Testpmd Application User Guide

```
e.g.
Stestpmd -l 1-3 -n 4 --log-level=pmd.net.xlnx.init,8 --log-level=pmd.net.xlnx.driver,8 --vdev 'net_xlnx0, pbase=0xa00000000 -- -i

Args:
--log-level: set print out information level.
pbase: start register's physical address

Please refer to http://doc.dpdk.org/guides/testpmd_app_ug/index.html for more details of testpmd
```

```
uthor: Alex He <ahe@xilinx.com>
      Wed Jun 6 15:29:20 2018 +0800
    xpmd: Add log functions
   Signed-off-by: Alex He <ahe@xilinx.com>
  ff - git s/drivers/net/xlnx/rte_eth_xlnx.c b/drivers/net/xlnx/rte_eth_xlnx.c
der 135c248.e738d8e 100644
- a/drivers/net/xlnx/rte_eth_xlnx.c
   b/drivers/net/xlnx/rte_eth_xlnx.c
    SPDX-License-Identifier: BSD-3-Clause
  * Copyright(c) 2018 Xilinx, Inc
#include <rte_mbuf.h>
30 -58,6 +58,23 @@ static struct rte_eth_link pmd_link = {
    .link_autoneg = ETH_LINK_AUTONEG,
int xlnx_net_logtype_init;
int xlnx_net_logtype_driver;
 RTE_INIT(xlnx_net_init_log);
 tatic void
  nx_net_init_log(void)
         xlnx_net_logtype_init = rte_log_register("pmd.net.xlnx.init");
if (xlnx_net_logtype_init >= 0)
                   rte Tog set Tevel(xlnx net logtype init, RTE LOG NOTICE);
         xlnx_net_logtype_driver = rte_log_register("pmd.net.xlnx.driver");
if (xlnx_net_logtype_driver >= 0)
    rte_log_set_level(xlnx_net_logtype_driver, RTE_LOG_NOTICE);
static uint16_t
eth_xlnx_rx(void *q, struct rte_mbuf **bufs, uint16_t nb_bufs)
iff --git a/drivers/net/xlnx/xlnx_logs.h b/drivers/net/xlnx/xlnx_logs.h
ew file mode 100644
ndex 0000000..dc0dfce
   /dev/null
 ++ b/drivers/net/xlnx/xlnx logs.h
  -0,0 +1,24 @@
* SPDX-License-Identifier: BSD-3-Clause
   Copyright(c) 2018 Xilnx, Inc
#ifndef __XLNX_LOGS_H_
#define XLNX LOGS H
#define PMD_INIT_FUNC_TRACE() PMD_INIT_LOG(DEBUG, ">>")
#define xlnx_log_err(s, ...) PMD_INIT_LOG(ERR, s, ##__VA_ARGS__)
#define xlnx_log_dbg(s, ...) PMD_DRV_LOG(DEBUG, s, ##__VA_ARGS__
-
+extern int xlnx_net_logtype_init;
+extern int xlnx_net_logtype_driver;
  endif /* XLNX LOGS H */
```



Optimization

- > Use & operator replace % for save cpu instruction cycle of ring round
- > Keep struct rdma_dev and rdma_queue cache aligned
- Count the pkt.cn directly since no parallel access(multi-thread)

May Still have space to do MORE both HW and SW





How to Test

testpmd:

```
$testpmd -l 1-3 --vdev 'net_xlnx0, pbase=0xa0000000 -- -i
```

"-i" means interactive mode


\$start tx_first

...transfer start...

\$show port stats all

...get the statistic report ...

\$stop



Loop back in HW



Performance Test Report

- > One port(DMA) can reach to 0.8M PPS feedback from customer
- > Test reports from our side(with HW IP updated from Jason Wu)

NO.	max-pkt-len	burst	PPS	CPU loading /zcu102	Memory/hugepages
1	1518	32	697K	25% of 4cores,100% - 1core	1077MB
2	1518	64	966K	25% of 4cores,100% - 1core	1077MB
3	1518	128	1166K	25% of 4cores,100% - 1core	1077MB
4	1518	256	1285K	25% of 4cores,100% - 1core	1077MB
5	1518	512	1347K	25% of 4cores,100% - 1core	1077MB
6	64	32	697K	25% of 4cores,100% - 1core	1077MB
7	64	64	966K	25% of 4cores,100% - 1core	1077MB
8	64	128	1167K	25% of 4cores,100% - 1core	1077MB
9	64	256	1285K	25% of 4cores,100% - 1core	1077MB
10	64	512	1347K	25% of 4cores,100% - 1core	1077MB





Reference & Resource

- https://www.dpdk.org/
- > http://core.dpdk.org/doc/
- > https://spdx.org/
- > 《深入浅出DPDK》
 - >> Main authors are Intel DPDK experts in China

Git

> https://github.com/alexhegit/dpdk_zcu102





Adaptable. Intelligent.



