Demo Design: UIO IRQ

Draft v3.0

Alex He (ahe@xilinx.com)

The design show how to implement the UIO module in project.

Git: https://gitenterprise.xilinx.com/AlexHe/UIO Linux Demo

Prerequisites

- Vivado 2017.2
- Petalinux 2017.2
- ZCU102 EVB final v1.0

STEP

Create 4 interrupt input pins of zcu102 EVB


Use the GPIO_DIP_SW[0-7]:SW13 of User I/O (Refer to UG1182-ZCU102 Evaluation Board)

GPIO DIP SW (Active High)				
AN14	GPIO_DIP_SW0	LVCMOS33	SW13.8	


Table 3-33: XCZU9EG U1 to GPIO Connections (Cont'd)

XCZU9EG (U1) Pin	Schematic Net Name	I/O Standard	Device
AP14	GPIO_DIP_SW1	LVCMOS33	SW13.7
AM14	GPIO_DIP_SW2	LVCMOS33	SW13.6
AN13	GPIO_DIP_SW3	LVCMOS33	SW13.5
AN12	GPIO_DIP_SW4	LVCMOS33	SW13.4
AP12	GPIO_DIP_SW5	LVCMOS33	SW13.3
AL13	GPIO_DIP_SW6	LVCMOS33	SW13.2
AK13	GPIO_DIP_SW7	LVCMOS33	SW13.1


Connect the 4 ports to pl_ps_irq0 through xlconcat.




Add constrains (refer to UG1182, ZCU102 BOARD Constraints File Listing)



Add a GPIO interrupt source



GPIO IP setting with enable interrupt



Connect the GPIO to PL LEDs (led_8bits) on board.

Then the 5 pl_ps_irq[4:0] was created in sequence as **Table 13-1 of UG1085**.

Table 13-1: System Interrupts (Cont'd)


IRQ Number	GICPx_IRQ Bits	Description
101	GICP2 [5]	USB 0 OTG mode.
102:105	GICP2 [6:9]	Bulk transfer, isochronous transfer, controller interrupt, control transfer.
106	GICP2 [10]	USB 1 OTG mode.
107	GICP2 [11]	USB 0 controller to wake-up PMU.
108	GICP2 [12]	USB 1 controller to wake-up PMU.
109:116	GICP2 [13:20]	Eight DMA channels: channels 0 to 7.
117	GICP2 [21]	Configuration and security unit.
118	GICP2 [22]	CSU DMA controller.
119	GICP2 [23]	eFuse interrupt.
120	GICP2 [24]	Peripheral protection unit in LPD.
121:128	GICP2 [25:31] GICP3[0]	PL to PS interrupt signals 0 to 7.
	101 102:105 106 107 108 109:116 117 118 119	101 GICP2 [5] 102:105 GICP2 [6:9] 106 GICP2 [10] 107 GICP2 [11] 108 GICP2 [12] 109:116 GICP2 [13:20] 117 GICP2 [21] 118 GICP2 [22] 119 GICP2 [23] 120 GICP2 [24] 121:128 GICP2 [25:31]

So the IRQ number for the 5 input are here.

IRQ source	IRQ number	Board Info
pl_irq_er	121	SW13.8, DIP0
pl_irq_ef	122	SW13.7, DIP1
pl_irq_lh	123	SW13.6, DIP2
pl_irq_II	124	SW13.5, DIP3
axi_gpio_1	125	



Then use the IPI flow to create the bitstream and export the Hardware(HDF) The design diagram is here.



Create the petalinux project with the HDF

```
$petalinux-create -t project --template zynqMP -n zcu102-pl2ps_irq
$cd ./ zcu102-pl2ps_irq
$petalinux-config --get-hw-description <path of HDF>
$petalinux-config -c kernel
    Enable UIO_PDRV_GENIRQ driver
    CONFIG_UIO=y
    # CONFIG_UIO_CIF is not set
    CONFIG_UIO_PDRV_GENIRQ=y
```

\$petalinux-build -c device-tree

The pl.dtsi is created in ./components/plnx_workspace/device-tree-generation/ as below.

The DTS should be modified for

- Refine the axi_gpio_1 node as UIO
 - a) Change the interrupts value from 89 to 93
 - b) Change the compatible to "generic-uio" to use UIO_PDRV_GENIRQ driver.
- 2. Add UIO node for the each 4 DIP ports (to trigger pl_ps_irq0[3:0])
 - a) Set the interrupts value from 89 to 92
 - b) Set compatible to "generic-uio"

*The interrupt value of node in DTS has an offset 32 of the IRQ number (Table 13-1: System Interrupts, UG1085).

E.g.

 $The \ value\ 89\ should\ add\ 32\ to\ get\ the\ real\ hardware\ IRQ\ number\ which\ is\ 121,\ i.e.\ the\ first\ interrupt\ number\ of\ pl_ps_group0.$

*DTS interrupts binding

```
Documentation / devicetree / bindings / interrupt-controller / interrupts.txt

interrupt-parent = ddvtc>;
interrupts = <31>; /* Cascaded to vtc */
};

b) two cells

The #interrupt-cells property is set to 2 and the first cell defines the index of the interrupt within the controller, while the second cell is used to spectfy any of the following flags:
- bits[3:0] triager type and level flags
1 = low-to-thigh edge triagered
2 = high-to-low edge triagered
4 = active high level-sensitive
8 = active low level-sensitive
```

 $Set the \ UIO\ nodes\ in\ ./project-spec/meta-user/recipes-bsp/device-tree/files/system-user.dts i$

*The UIO_PDRV_GENIRQ driver never use fixed compatible table now. So there are two ways to make this driver to match the UIO device node in DTS.

- 1. bootargs use "uio_pdrv_genirq.of_id=generic-uio"
- 2. insmod uio_pdrv_genirq.ko of_id=generic-uio when install the driver

Test

Boot to kernel with uio_pdrv_genirq.ko auto loaded. The /dev/uiox has been created.

```
root@zcu102-pl2ps_irq:~# lsmod
Not tainted
uio_pdrv_genirq 16384 0 - Live 0xffffff8000940000
root@zcu102-pl2ps_irq:~# ls /dev/u
uio0 uio1 uio2 urandom
```

Check the /proc/interrupts.

Why no IRQ 122-edge falling and 124-level low?

*These two type interrupt is not support by hardware. See the kernel dmesg log bellow.

```
[ 4.421366] udevd[1637]: starting eudev-3.2
[ 4.457888] random: udevd: uninitialized urandom read (16 bytes read)
[ 4.464422] random: udevd: uninitialized urandom read (16 bytes read)
[ 4.46735] genirq: Setting trigger mode 2 for irq 54 failed (gic_set_type+0x0/0x48)
[ 4.484964] uio_pdrv_genirq amba_pl@:uio@1: unable to register uio device
[ 4.485460] random: udevd: uninitialized urandom read (16 bytes read)
[ 4.488256] random: udevd: uninitialized urandom read (16 bytes read)
[ 4.504776] uio_pdrv_genirq: probe of amba_pl@:uio@1 failed with error -22
[ 4.512075] genirq: Setting trigger mode 8 for irq 56 failed (gic_set_type+0x0/0x48)
[ 4.519904] uio_pdrv_genirq amba_pl@:uio@3: unable to register uio device
[ 4.528800] uio_pdrv_genirq: probe of amba_pl@:uio@3 failed with error -22
[ 4.908660] random: dd: uninitialized urandom read (512 bytes read)
[ 5.058601] random: dropbearkey: uninitialized urandom read (32 bytes read)
```

Switch each DIPO(SW13.8) and DIP2(SW13.6) one time to trigger the interrupts.

Test the DIP UIO

Refer to https://01.org/linuxgraphics/gfx-docs/drm/driver-api/uio-howto.html

Using uio_pdrv_genirq for platform devices Especially in embedded devices, you frequently find chips where the irq pin is tied to its own dedicated interrupt line. In such cases, where you can be really sure the interrupt is not shared, we can take the concept of uio_pdrv one step further and use a generic interrupt handler. That's what uio_pdrv_genirq does. The setup for this driver is the same as described above for uio_pdrv, except that you do not implement an interrupt handler. The .handler element of struct_uio_info must remain NULL. The .irq_flags element must not contain IRQF_SHARED. You will set the .name element of struct_platform_device to "uio_pdrv_genirq" to use this driver. The generic interrupt handler of uio_pdrv_genirq will simply disable the interrupt line using disable_irq_nosync(). After doing its work, userspace can reenable the interrupt by writing 0x00000001 to the UIO device file. The driver already implements an irq_control() to make this possible, you must not implement your own. Using uio_pdrv_genirq not only saves a few lines of interrupt handler code. You also do not need to know anything about the chip's internal registers to create the kernel part of the driver. All you need to know is the


So do the enable IRQ by "echo 0x1 > /dev/uioX" (write system call which trigger the irqcontrol) after each time the interrupt triggered by the DIP switch. The two DIP UIO is /dev/uio1 and /dev/uio2 in kernel.

Another test with user application.

```
pin-uio-test.c pin-uio-test
```

Run the application and trigger the interrupt by DIP switch.

Test the GPIO UIO which is /dev/uio0 in kernel



This test application mmap out the registers from hardware to user space. Then enable all the IRQ bits in GIER and IP_IER registers and dump out all the registers' values. Please refer to pg144-axi-gpio.pdf for the IP.

Table 2-4 shows the AXI GPIO registers and their addresses.

Table 2-4: Registers

Address Space Offset ⁽³⁾	Register Name	Access Type	Default Value	Description
0x0000	GPIO_DATA	R/W	0x0	Channel 1 AXI GPIO Data Register.
0x0004	GPIO_TRI	R/W	0x0	Channel 1 AXI GPIO 3-state Control Register.
0x0008	GPIO2_DATA	R/W	0x0	Channel 2 AXI GPIO Data Register.
0x000C	GPIO2_TRI	R/W	0x0	Channel 2 AXI GPIO 3-state Control.
0x011C	GIER ⁽¹⁾	R/W	0x0	Global Interrupt Enable Register.
0x0128	IP IER(1)	R/W	0x0	IP Interrupt Enable Register (IP IER).
0x0120	IP ISR ⁽¹⁾	R/TOW ⁽²⁾	0x0	IP Interrupt Status Register.

Notes

- 1. Interrupt registers are available only if AXI GPIO is compiled using the **Enable Interrupt** parameter.
- 2. Toggle-On-Write (TOW) access toggles the status of the bit when a value of 1 is written to the corresponding bit.
- 3. Address Space Offset is relative to C BASEADDR assignment.

Test step and log.

Reference

https://01.org/linuxgraphics/gfx-docs/drm/driver-api/uio-howto.html

[Xilinx]

Simple PL-PS interrupt difficulty (Vivado 2017.2 + PetaLinux)

PL to PS interrupt in linux /proc/interrupts

<u>UIO Interrupts on Zynq</u> (refer to https://embeddedcentric.com/interrupts/)

UIO interrupt with PS GPIO

Petalinux 2016.3 UIO

petalinux not creating uio

http://www.wiki.xilinx.com/GIC

[ulmage.FIT]

 $\underline{\text{https://github.com/wowotechX/u-boot/tree/x integration/doc/ulmage.FIT}}$

http://www.wiki.xilinx.com/U-Boot+Images

UG1085 - Zynq UltraScale+ MPSoC Technical Reference Manual

UG1182 - ZCU102 Board User Guide

PG144 - axi-gpio

Questions: