Demo Design: UIO IRQ

Draft v3.0

Alex He (ahe@xilinx.com)

The design show how to implement the UIO module in project.

Git: https://gitenterprise.xilinx.com/AlexHe/UIO Linux Demo

Prerequisites

- Vivado 2017.2
- Petalinux 2017.2
- ZCU102 EVB final v1.0

STEP

Create 4 interrupt input pins of zcu102 EVB

Use the GPIO_DIP_SW[0-7]:SW13 of User I/O (Refer to UG1182-ZCU102 Evaluation Board)


	GPIO DIP SW	(Active High)	
AN14	GPIO_DIP_SW0	LVCMOS33	SW13.8

Table 3-33: XCZU9EG U1 to GPIO Connections (Cont'd)

XCZU9EG (U1) Pin	Schematic Net Name	I/O Standard	Device	
AP14	GPIO_DIP_SW1	LVCMOS33	SW13.7	
AM14	GPIO_DIP_SW2	LVCMOS33	SW13.6	
AN13	GPIO_DIP_SW3	LVCMOS33	5W13.5	
AN12	GPIO_DIP_SW4	LVCMOS33	5W13.4	
AP12	GPIO_DIP_SW5	LVCMOS33	SW13.3	
AL13 GPIO_DIP_SW6		LVCMOS33	5W13.2	
AK13	GPIO_DIP_SW7	EVCMOS33	SW13.1	


Connect the 4 ports to pl_ps_irq0 through xlconcat.

```
In0 − Edge/Raising Edge ⇔ pl_irq_er (AN14, SW13.8, DIP0)
In1 − Edge/ Falling Edge ⇔ pl_irq_ef (AP14, SW13.7, DIP1)
In2 − Level/Active High ⇔ pl_irq_lh (AM14, SW13.6, DIP2)
In3 − Level/Active Low ⇔ pl_irq_ll (AN13, SW13.5, DIP3)
```




XILINX CONFIDENTIAL


Add constrains (refer to UG1182, ZCU102 BOARD Constraints File Listing)



Add a GPIO interrupt source



GPIO IP setting with enable interrupt



Connect the GPIO to PL LEDs (led_8bits) on board.

Then the 5 pl_ps_irq[4:0] was created in sequence as Table 13-1 of UG1085.

Table 13-1: System Interrupts (Cont'd)


IRQ Name	IRQ Number	GICPx_IRQ Bits	Description	
USB0_DTG	101	GICP2 [5]	USB 0 OTG mode	
USB1_Endpoint	102:105	GICP2 [6:9]	Bulk transfer, isochronous transfer, controll interrupt, control transfer.	
USB1_OTG	106	GICP2 [30]	USB 1 OTG mode.	
USB0_Wakeup	107	GICP2 [11]	USB 0 controller to wake-up PMU.	
USB1_Wakeup	108	GICP2 [12]	USB 1 controller to wake-up PMU.	
LPD_DMA	109:116	GICP2 [13:20]	Eight DMA channels: channels 0 to 7.	
CSU	117	GICP2 [21]	Configuration and security unit.	
CSU_DMA	118	GICP2 [22]	CSU DMA controller.	
eFuse	119	GICP2 [23]	eFuse interrupt.	
XPPU	120	GICP2 [24]	Peripheral protection unit in LPD.	
PL_PS_Group0	121:128	GICP2 [25:31] GICP3[0]	PL to PS interrupt signals 0 to 7.	

So the IRQ number for the 5 input are here.

IRQ source	IRQ number	Board Info
pl_irq_er	121	SW13.8, DIP0
pl_irq_ef	122	SW13.7, DIP1
pl_irq_lh	123	SW13.6, DIP2
pl_irq_ll	124	SW13.5, DIP3
axi_gpio_1	125	



Then use the IPI flow to create the bitstream and export the Hardware(HDF) The design diagram is here.



Create the petalinux project with the HDF

```
$petalinux-create -t project --template zynqMP -n zcu102-pl2ps_irq
$cd ./ zcu102-pl2ps_irq
$petalinux-config --get-hw-description <path of HDF>
$petalinux-config -c kernel
Enable UIO_PDRV_GENIRQ driver
CONFIG_UIO=y
# CONFIG_UIO_CIF is not set
CONFIG_UIO_PDRV_GENIRQ=y
```

\$petalinux-build -c device-tree

The pl.dtsi is created in ./components/plnx_workspace/device-tree-generation/ as below.

```
CAUTION This file is automatically generated by Esling.

Victorial

Young let Tom aug & ID-durin 2017

(amba_pl; amba_pleo {
    #sideress.colle = <>>;
    #size.colls = <>>;
    compatible = *size.bus*;
    ranges;
    asi_spin_colls = <>>;
    compatible = *size.bus*;
    ranges;
    asi_spin_colls = <>>;
    compatible = *size.bus*;
    interrupt.controller;
    interrupt.parset = *dii=>;
    interrupt.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.default.defa
```

The DTS should be modified for

- 1. Refine the axi_gpio_1 node as UIO
 - a) Change the interrupts value from 89 to 93
 - b) Change the compatible to "generic-uio" to use UIO_PDRV_GENIRQ driver.
- 2. Add UIO node for the each 4 DIP ports (to trigger pl_ps_irq0[3:0])
 - a) Set the interrupts value from 89 to 92
 - b) Set compatible to "generic-uio"

*The interrupt value of node in DTS has an offset 32 of the IRQ number (Table 13-1: System Interrupts, UG1085).

E.g.

 $The \ value\ 89\ should\ add\ 32\ to\ get\ the\ real\ hardware\ IRQ\ number\ which\ is\ 121,\ i.e.\ the\ first\ interrupt\ number\ of\ pl_ps_group0.$

*DTS interrupts binding

```
they (upt parent = device; interrupts = -device; interrupt = -devic
```

 $Set the \ UIO\ nodes\ in\ ./project-spec/meta-user/recipes-bsp/device-tree/files/system-user.dts i$

*The UIO_PDRV_GENIRQ driver never use fixed compatible table now. So there are two ways to make this driver to match the UIO device node in DTS.

- 1. bootargs use "uio_pdrv_genirq.of_id=generic-uio"
- 2. insmod uio_pdrv_genirq.ko of_id=generic-uio when install the driver

Test

Boot to kernel with uio_pdrv_genirq.ko auto loaded. The /dev/uiox has been created.

```
root@zcu102-pl2ps_irq:~# lsmod
    Not tainted
uio_pdrv_genirq 16384 0 - Live 0xffffff8000940000
root@zcu102-pl2ps_irq:~# ls /dev/u
uio0 uio1 uio2 urandom
```

Check the /proc/interrupts.

Why no IRQ 122-edge falling and 124-level low?

*These two type interrupt is not support by hardware. See the kernel dmesg log bellow.

```
4.421386 udevd[1637]: starting eudev-3.2
4.457888 random: udevd: uninitialized urandom read (16 bytes read)
4.464422] random: udevd: uninitialized urandom read (16 bytes read)
4.466735] genirq: Setting trigger mode 2 for irq 54 failed (gic_set_type+0x0/0x48)
4.484964| uio_pdrv_genirq amba_pl@:uio@!: unable to register uio_device
4.485460] random: udevd: uninitialized urandom read (16 bytes read)
4.488256| random: udevd: uninitialized urandom read (16 bytes read)
4.584776| uio_pdrv_genirq: probe of amba_pl@:uio@! failed with error -22
4.512975| genirq: Setting trigger mode 8 for irq 56 failed (gic_set_type+0x8/0x48)
4.519984| uio_pdrv_genirq amba_pl@:uio@3: unable to register uio_device
4.528800| uio_pdrv_genirq: probe of amba_pl@:uio@3 failed with error -22
4.908660| random: dd: uninitialized urandom read (512 bytes read)
5.058601| random: dropbearkey: uninitialized urandom read (32 bytes read)
```

Switch each DIP0(SW13.8) and DIP2(SW13.6) one time to trigger the interrupts.

```
| CPUB | CPUI | CPU2 | CPU3 |
```

Test the DIP UIO

Refer to https://01.org/linuxgraphics/gfx-docs/drm/driver-api/uio-howto.html

```
Using uio_pdrv_gening for platform devices

Expectably in antibodised devices, you bequently find drips where the ing pin is tied to its own declarated interrupt line. In such cases, where you can be really sure the interrupt is not shared, we can take the consept of our persons from an interrupt in the same a generic interrupt hinder. That's what are party does.

The setup for this driver in the same an electrical above for via pairs, except that you do not implement an interrupt handler. The insuline electronical struct via 1.0% must remain way. The interplated responsible ties into contain the interplated responsible to the interplated responsible responsible to the interplated responsible re
```


So do the enable IRQ by "echo 0x1 > /dev/uioX" (write system call which trigger the irqcontrol) after each time the interrupt triggered by the DIP switch. The two DIP UIO is /dev/uio1 and /dev/uio2 in kernel.

Another test with user application.



Run the application and trigger the interrupt by DIP switch.

Test the GPIO UIO which is /dev/uio0 in kernel



This test application mmap out the registers from hardware to user space. Then enable all the IRQ bits in GIER and IP_IER registers and dump out all the registers' values. Please refer to pg144-axi-gpio.pdf for the IP.

Table 2-4 shows the AXI GPIO registers and their addresses.

Table 2-4: Registers

Address Space Offset(3)	Register Name	Access Type	Default Value	Description
0x0000	GPIO_DATA	R/W	0x0	Channel 1 AXI GPIO Data Register.
0x0004	GPIO_TRI	R/W	ОхО	Channel I AXI GPIO 3-state Control Register.
0x0008	GPIO2_DATA	B/W	Ox0	Channel 2 AXI GPIO Data Register.
0x000C	GPIO2_TRI	R/W	0x0	Channel 2 AXI GPIO 3-state Control
0x011C	GIER(1)	R/W	OxD	Global Interrupt Enable Register.
0x0128	IP IER(1)	R/W	Ox0	IP Interrupt Enable Register (IP IER).
0x0120	IP (SR(I)	R/TOW(Z)	0x0	IP Interrupt Status Register.

Notes:

- 1. Interrupt registers are available only if AXI GPIO is compiled using the Enable Interrupt parameter.
- 2. Toggle-On-Write (TOW) access toggles the status of the bit when a value of 1 is written to the corresponding bit.
- 3. Address Space Offset is relative to C BASEADDR assignment.

Test step and log.

```
ront@cu102-pl2ps_irq:/media# cat /proc/interrupts | grep gpio

32
ront@cu102-pl2ps_irq:/media# //gpio-uio-test -d /dev/uio0 -o 1

6210 UIO test.
6210 UIO test.
6210 UIO test.
6316-36574] * UIO irqcontrol: irq_on=1, priv->flags=8x080008001P_IER: 00880008

6310 ypio-uio-test: | GiR: 00080000

6310 ypio-uio-test: | GiR: 00080000

6310 ypio-uio-test: | JER: 000800000

6310 ypio-uio-test: | JER: 00080000

6310 ypio-uio-test: | JER: 000800000

6310 ypio-uio-test: | JER: 00080000

6310 ypio-uio-test: | JER: 00080000

6310 ypio-uio-test: | JER: 000800000

6310 ypio-uio-test: | JER: 000800000

6310 ypio-uio-test: | JER: 000800000

6310 ypio-
```

Reference

 $\underline{\text{https://01.org/linuxgraphics/gfx-docs/drm/driver-api/uio-howto.html}}$

[Xilinx]

Simple PL-PS interrupt difficulty (Vivado 2017.2 + PetaLinux)

PL to PS interrupt in linux /proc/interrupts

<u>UIO Interrupts on Zynq</u> (refer to https://embeddedcentric.com/interrupts/)

UIO interrupt with PS GPIO

Petalinux 2016.3 UIO

petalinux not creating uio

http://www.wiki.xilinx.com/GIC

[ulmage.FIT]

 $\underline{\text{https://github.com/wowotechX/u-boot/tree/x integration/doc/ulmage.FIT}}$

http://www.wiki.xilinx.com/U-Boot+Images

UG1085 - Zynq UltraScale+ MPSoC Technical Reference Manual

UG1182 - ZCU102 Board User Guide

PG144 - axi-gpio

Questions: