

**Lab 7: Logic Synthesis, Static Timing Analysis,
and Automatic Place and Route**

ECEN 454-503

Alexia Perez, 127008512

Purpose: This lab serves to introduce students to design vision, and its capabilities with a Verilog module. Design vision can take a Verilog module and translate it into a netlist, in which a clock signal and delays can be assigned, and maximum and minimum paths through the module can be calculated. It also introduces students to synthesized netlists and standard cell libraries to place and route circuits on a die in a program called *innovus*.

Procedure:

Part A:

- 1) Open design vision and adjust the settings to source the correct libraries. Analyze and elaborate the cruisecontrol.v module.
- 2) Save the design and the attribute settings.
- 3) Create a symbol view and set the drive strength on all the input ports to 0.0335. Set the load on all the output ports to 3.
- 4) Set the operating conditions as ‘typical’ within the library specified in step 1.
- 5) Save the design and attribute settings.
- 6) Set the clock constraints to have a period of 25 and a pulse width of 12.5. Set the output delay to be 5 for max rise and min rise.
- 7) Check the design and use the uniquify command if needed.
- 8) Save the design as “ccs_attributes_b4_compile.db”
- 9) Compile the design and set the map effort to medium. Check the “allow boundary conditions.”
- 10) Create the report constraints and report area files.
- 11) Save the optimized netlist and report the register count.

Part B:

- 1) Close design vision and open primetime for static timing analysis. Set up the search and link path and load the design. Set the capacitance for the output ports, and the driving strength for the input ports.
- 2) Create the clock with a period of 10 and a pulse width of 5. Use the check_timing command to show possible timing constraints and set the max and min input delays to 4 and 0, respectively. Set the output delay to 5.
- 3) Generate the path-based timing reports for the max and min paths of the module.

Part C:

- 1) Make a directory in the root directory for this lab. Copy the synthesized netlist created in the previous lab and place it in this directory.
- 2) Download the appropriate files from the lab website and add them to the directory.
- 3) Open innovus.conf and modify it to include the top level module for the cruise control circuit.
- 4) Launch innovus using the specified command.

- 5) Import the design to innovus. Then, specify the floorplan to have an aspect ratio of 0.9 and a core utilization of 0.7. Specify the core margins to be 30 for all.
- 6) Place the power rails around the die and specify metal3 for the top and bottom layers and metal2 for the left and right layers. Modify all metal width to 10 and change the offset to center in channel.
- 7) Add power stripes with a width of 5, and a first/last shape of 70.
- 8) Route the power grid entirely through the die. Next, place the standard cells. Note the number of standard cells used in your design.
- 9) Route the required wires with the timing driver concurrent routing feature.
- 10) Print out a copy of the layout generated.

Results:

Part A:

- 1) The area report and constraints report are displayed below. The combinational area is reported to be 8543, the non-combinational to be 1920, and the total cell area to be 10463. The design also has no violated constraints.

Area:

```
*****
Report : area
Design : cruisecontrol
Version: 0-2018.06-SP3
Date   : Thu Oct 28 06:52:07 2021
*****

Library(s) Used:

    iit018_stdcells (File: /home/ugrads/a/alexia_perezv/synthesis/iit018_stdcells.db)

Number of ports:          58
Number of nets:          355
Number of cells:         304
Number of combinational cells: 282
Number of sequential cells:  20
Number of macros/black boxes: 0
Number of buf/inv:        73
Number of references:     18

Combinational area:      8543.000000
Buf/Inv area:           1576.000000
Noncombinational area:   1920.000000
Macro/Black Box area:    0.000000
Net Interconnect area:   undefined (No wire load specified)

Total cell area:         10463.000000
Total area:              undefined
```

Constraints:

```
*****
Report : constraint
        -all_violators
        -verbose
Design : cruisecontrol
Version: 0-2018.06-SP3
Date   : Thu Oct 28 06:51:12 2021
*****

This design has no violated constraints.
```

2) Below is the synthesized netlist for the “cruisecontrol” module. It lists every gate (and, flip flop, not, etc.) or intermediate net needed to create this module as a circuit.

```
1 // Created by: Synopsys DC Export (200) in wire load mode
2 // Version : C-2010.06.09
3 // Date : Thu Oct 28 06:53:09 2021
4 //
5 //
6 //
7
8 module cruisecontrol_DW01_inc_0 ( A, SUM );
9 input [7:0] A;
10 output [7:0] SUM;
11
12 wire [7:2] carry;
13
14 HAXI_U1_1_6 ( .A[A[6]], .B[carry[6]], .YC[carry[7]], .YS[SUM[6]] );
15 HAXI_U1_1_5 ( .A[A[5]], .B[carry[5]], .YC[carry[6]], .YS[SUM[5]] );
16 HAXI_U1_1_4 ( .A[A[4]], .B[carry[4]], .YC[carry[5]], .YS[SUM[4]] );
17 HAXI_U1_1_3 ( .A[A[3]], .B[carry[3]], .YC[carry[4]], .YS[SUM[3]] );
18 HAXI_U1_1_2 ( .A[A[2]], .B[carry[2]], .YC[carry[3]], .YS[SUM[2]] );
19 HAXI_U1_1_1 ( .A[A[1]], .B[A[0]], .YC[carry[2]], .YS[SUM[1]] );
20 INVX1_U1 ( .A[A[0]], .Y[SUM[0]] );
21 NORX1_U2 ( .A[carry[7]], .B[A[7]], .Y[SUM[7]] );
22
23
24
25 module cruisecontrol_DW01_inc_1 ( A, SUM );
26 input [7:0] A;
27 output [7:0] SUM;
28
29 wire [7:2] carry;
30
31 HAXI_U1_1_6 ( .A[A[6]], .B[carry[6]], .YC[carry[7]], .YS[SUM[6]] );
32 HAXI_U1_1_5 ( .A[A[5]], .B[carry[5]], .YC[carry[6]], .YS[SUM[5]] );
33 HAXI_U1_1_4 ( .A[A[4]], .B[carry[4]], .YC[carry[5]], .YS[SUM[4]] );
34 HAXI_U1_1_3 ( .A[A[3]], .B[carry[3]], .YC[carry[4]], .YS[SUM[3]] );
35 HAXI_U1_1_2 ( .A[A[2]], .B[carry[2]], .YC[carry[3]], .YS[SUM[2]] );
36 HAXI_U1_1_1 ( .A[A[1]], .B[A[0]], .YC[carry[2]], .YS[SUM[1]] );
37 INVX1_U1 ( .A[A[0]], .Y[SUM[0]] );
38 NORX1_U2 ( .A[carry[7]], .B[A[7]], .Y[SUM[7]] );
39
40
41
42 module cruisecontrol ( clk, reset, throttle, set, accel, coast, cancel, resume,
43 brake, speed, cruisecontrol );
44
45 output [7:0] speed;
46 output cruisecontrol;
47
48 wire
49 n297, n298, n299, n300, n301, n302, n303, n304, n305, n306, n307,
50 n308, n309, n310, n311, n312, n313, n314, n315, n316, n317, n318,
51 n319, n320, n321, n322, n323, n324, n325, n326, n327, n328, n329,
52 n330, n331, n332, n333, n334, n335, n336, n337, n338, n339, n340,
53 n341, n342, n343, n344, n345, n346, n347, n348, n349, n350, n351,
54 n352, n353, n354, n355, n356, n357, n358, n359, n360, n361, n362,
55 n363, n364, n365, n366, n367, n368, n369, n370, n371, n372, n373,
56 n374, n375, n376, n377, n378, n379, n380, n381, n382, n383, n384,
57 n385, n386, n387, n388, n389, n390, n391, n392, n393, n394, n395,
58 n396, n397, n398, n399, n400, n401, n402, n403, n404, n405, n406,
59 n407, n408, n409, n410, n411, n412, n413, n414, n415, n416, n417,
60 n418, n419, n420, n421, n422, n423, n424, n425, n426, n427, n428,
61 n429, n430, n431, n432, n433, n434, n435, n436, n437, n438, n439,
62 n440, n441, n442, n443, n444, n445, n446, n447, n448, n449, n450,
63 n451, n452, n453, n454, n455, n456, n457, n458, n459, n460, n461,
64 n462, n463, n464, n465, n466, n467, n468, n469, n470, n471, n472,
65 n473, n474, n475, n476, n477, n478, n479, n480, n481, n482, n483,
66 n484, n485, n486, n487, n488, n489, n490, n491, n492, n493, n494,
67 n495, n496, n497, n498, n499, n500, n501, n502, n503, n504, n505,
68 n506, n507, n508, n509, n510, n511, n512, n513, n514, n515, n516,
69 n517, n518, n519, n520, n521, n522, n523, n524, n525, n526, n527,
70 n528, n529, n530, n531, n532, n533, n534, n535, n536, n537, n538,
71 n539, n540, n541, n542, n543, n544, n545, n546, n547, n548, n549,
72 n550, n551, n552, n553, n554, n555, n556, n557, n558, n559, n560,
73 n561, n562, n563, n564, n565, n566, n567, n568, n569, n570, n571,
74 n572, n573, n574, n575, n576, n577, n578, n579, n580, n581, n582,
75 n583, n584, n585, n586, n587, n588, n589, n590, n591, n592, n593,
76 n594, n595, n596, n597, n598, n599, n600, n601, n602, n603, n604,
77 n605, n606, n607, n608, n609, n610, n611, n612, n613, n614, n615,
78 n616, n617, n618, n619, n620, n621, n622, n623, n624, n625, n626,
79 n627, n628, n629, n630, n631, n632, n633, n634, n635, n636, n637,
80 n638, n639, n640, n641, n642, n643, n644, n645, n646, n647, n648,
81 n649, n650, n651, n652, n653, n654, n655, n656, n657, n658, n659,
82 n660, n661, n662, n663, n664, n665, n666, n667, n668, n669, n670,
83 n671, n672, n673, n674, n675, n676, n677, n678, n679, n680, n681,
84 n682, n683, n684, n685, n686, n687, n688, n689, n690, n691, n692,
85 n693, n694, n695, n696, n697, n698, n699, n700, n701, n702, n703,
86 n704, n705, n706, n707, n708, n709, n710, n711, n712, n713, n714,
87 n715, n716, n717, n718, n719, n720, n721, n722, n723, n724, n725,
88 n726, n727, n728, n729, n730, n731, n732, n733, n734, n735, n736,
89 n737, n738, n739, n740, n741, n742, n743, n744, n745, n746, n747,
90 n748, n749, n750, n751, n752, n753, n754, n755, n756, n757, n758,
91 n759, n760, n761, n762, n763, n764, n765, n766, n767, n768, n769,
92 n770, n771, n772, n773, n774, n775, n776, n777, n778, n779, n780,
93 n781, n782, n783, n784, n785, n786, n787, n788, n789, n790, n791,
94 n792, n793, n794, n795, n796, n797, n798, n799, n800, n801, n802,
95 n803, n804, n805, n806, n807, n808, n809, n810, n811, n812, n813,
96 n814, n815, n816, n817, n818, n819, n820, n821, n822, n823, n824,
97 n825, n826, n827, n828, n829, n830, n831, n832, n833, n834, n835,
98 n836, n837, n838, n839, n840, n841, n842, n843, n844, n845, n846,
99 n847, n848, n849, n850, n851, n852, n853, n854, n855, n856, n857,
100 n858, n859, n860, n861, n862, n863, n864, n865, n866, n867, n868,
101 n869, n870, n871, n872, n873, n874, n875, n876, n877, n878, n879,
102 n880, n881, n882, n883, n884, n885, n886, n887, n888, n889, n890,
103 n891, n892, n893, n894, n895, n896, n897, n898, n899, n900, n901,
104 n902, n903, n904, n905, n906, n907, n908, n909, n910, n911, n912,
105 n913, n914, n915, n916, n917, n918, n919, n920, n921, n922, n923,
106 n924, n925, n926, n927, n928, n929, n930, n931, n932, n933, n934,
107 n935, n936, n937, n938, n939, n940, n941, n942, n943, n944, n945,
108 n946, n947, n948, n949, n950, n951, n952, n953, n954, n955, n956,
109 n957, n958, n959, n960, n961, n962, n963, n964, n965, n966, n967,
110 n968, n969, n970, n971, n972, n973, n974, n975, n976, n977, n978,
111 n979, n980, n981, n982, n983, n984, n985, n986, n987, n988, n989,
112 n990, n991, n992, n993, n994, n995, n996, n997, n998, n999,
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
```

```

209 NAND2X1 U155 (.A(set),.B(N49),.Y(n102));
210 NOR2X1 U157 (.A(n279),.B(state[2]),.Y(n116));
211 NAND2X1 U160 (.A(n298),.B(n298),.Y(n55));
212 NOR2X1 U162 (.A(cancel),.B(brake),.Y(n61));
213 NAND3X1 U164 (.A(rotate[0]),.B(n296),.C(state[1]),.Y(n97));
214 OR2X2 U16 (.A(n93),.B(n277),.Y(n94));
215 OR2X2 U15 (.A(n112),.B(n206),.Y(n123));
216 OR2X2 U124 (.A(n144),.B(n280),.Y(n95));
217 cruisecontrol_lw01_lnc_0_add_118 (.A((cruise_speed[7], n305, n306,
218 cruise_speed[3], n200, cruise_speed[2], n310, n311)), .SUM((n145, n144,
219 N143, N142, N141, N140, N139, N138));
220 cruisecontrol_lw01_lnc_1_r127 (.A((speed[7], n296, speed[5:0])), .SUM((n2,
221 n3, n4, n5, n6, n7, n8, n9));
222 XOR2X1 U166 (.A(n299),.B(n215),.Y(n178));
223 XOR2X1 U167 (.A(speed[7]),.B(n216),.Y(n179));
224 INVX8 U168 (.A(n225),.Y(cruise_speed[1]));
225 INVX1 U169 (.A(n310),.Y(n225));
226 INVX8 U170 (.A(n264),.Y(cruise_speed[6]));
227 INVX1 U171 (.A(n305),.Y(n264));
228 INVX2 U172 (.A(n312),.Y(n182));
229 INVX8 U173 (.A(n182),.Y(cruise_speed[1]));
230 INVX8 U174 (.A(n227),.Y(cruise_speed[3]));
231 INVX1 U175 (.A(n308),.Y(n227));
232 INVX8 U176 (.A(n226),.Y(cruise_speed[5]));
233 INVX1 U177 (.A(n306),.Y(n226));
234 INVX8 U178 (.A(N155),.Y(cruise_speed[0]));
235 INVX1 U179 (.A(n311),.Y(N155));
236 INVX2 U180 (.A(n304),.Y(n187));
237 INVX8 U181 (.A(n187),.Y(cruise_speed[7]));
238 INVX2 U182 (.A(n307),.Y(n189));
239 INVX8 U183 (.A(n189),.Y(cruise_speed[4]));
240 OR2X2 U184 (.A(n237),.B(cruise_speed[4]),.Y(n237));
241 INVX2 U185 (.A(n309),.Y(n191));
242 INVX8 U186 (.A(n191),.Y(cruise_speed[2]));
243 OR2X2 U187 (.A(n193),.B(cruise_speed[2]),.Y(n234));
244 INVX2 U188 (.A(n307),.Y(n193));
245 INVX2 U189 (.A(n311),.Y(n195));
246 INVX2 U190 (.A(n300),.Y(n197));
247 INVX2 U191 (.A(n299),.Y(n199));
248 INVX2 U192 (.A(n313),.Y(n201));
249 INVX2 U193 (.A(N120),.Y(n205));
250 INVX2 U194 (.A(n298),.Y(n201));
251 INVX2 U195 (.A(n297),.Y(n203));
252 INVX8 U196 (.A(n303),.Y(cruise_speed[1]));
253 INVX8 U197 (.A(n195),.Y(speed[3]));
254 INVX8 U198 (.A(n197),.Y(speed[4]));
255 INVX8 U199 (.A(n199),.Y(speed[1]));
256 INVX8 U200 (.A(n201),.Y(speed[6]));
257 INVX8 U201 (.A(n203),.Y(speed[7]));
258 INVX8 U202 (.A(n205),.Y(speed[0]));
259 INVX8 U203 (.A(n207),.Y(speed[1]));
260 NOR2X1 U204 (.A(speed[7]),.B((Vr130/carry[7]),.Y(N127));
261 OR2X1 U205 (.A((Vr130/carry[6]),.B(n296),.Y((Vr130/carry[7]));
262 NOR2X1 U206 (.A(n298),.B((Vr130/carry[6]),.Y(N126));
263 OR2X1 U207 (.A((Vr130/carry[5]),.B(speed[3]),.Y((Vr130/carry[6]));
264 XOR2X1 U208 (.A(speed[5]),.B((Vr130/carry[5]),.Y(N125));
265 OR2X1 U209 (.A((Vr130/carry[4]),.B(speed[4]),.Y((Vr130/carry[5]));
266 NOR2X1 U210 (.A(speed[4]),.B((Vr130/carry[4]),.Y(N124));
267 OR2X1 U211 (.A((Vr130/carry[3]),.B(speed[3]),.Y((Vr130/carry[4]));
268 NOR2X1 U212 (.A(speed[3]),.B((Vr130/carry[3]),.Y(N123));
269 OR2X1 U213 (.A(speed[1]),.B(speed[2]),.Y((Vr130/carry[3]));
270 NOR2X1 U214 (.A(speed[2]),.B(speed[1]),.Y(N122));
271 NAND2X1 U215 (.A(n207),.B(n294),.Y(n209));
272 OR21X1 U216 (.A(n294),.B(n207),.C(n209),.Y(N62));
273 NOR2X1 U217 (.A(n209),.B(speed[2]),.Y(n211));
274 AND21X1 U218 (.A(n209),.B(n302),.C(n211),.Y(n210));
275 NAND2X1 U219 (.A(n211),.B(n193),.Y(n219));
276 OR21X1 U220 (.A(n211),.B(n193),.C(n212),.Y(N64));
277 NOR2X1 U221 (.A(n212),.B(n300),.Y(n214));
278 AND21X1 U222 (.A(n212),.B(n300),.C(n214),.Y(n213));
279 NAND2X1 U223 (.A(n214),.B(n199),.Y(n215));
280 AND21X1 U224 (.A(n214),.B(n199),.C(n215),.Y(N66));
281 NOR2X1 U225 (.A(n299),.B(n215),.Y(n216));
282 NAND2X1 U226 (.A(n223),.B(N155),.Y(n217));
283 AND21X1 U227 (.A(N155),.B(n225),.C(n217),.Y(N156));
284 NOR2X1 U228 (.A(n217),.B(cruise_speed[2]),.Y(n219));
285 AND21X1 U229 (.A(n217),.B(cruise_speed[2]),.C(n219),.Y(n218));
286 NAND2X1 U230 (.A(n219),.B(n227),.Y(n220));
287 AND21X1 U231 (.A(n219),.B(n227),.C(n220),.Y(N150));
288 NOR2X1 U232 (.A(n220),.B(cruise_speed[4]),.Y(n222));
289 AND21X1 U233 (.A(n220),.B(cruise_speed[4]),.C(n222),.Y(n221));
290 NAND2X1 U234 (.A(n222),.B(n226),.Y(n223));
291 AND21X1 U235 (.A(n222),.B(n226),.C(n223),.Y(N160));
292 NOR2X1 U236 (.A(n305),.B(n223),.Y(N161));
293 NOR2X1 U237 (.A(n305),.B(n223),.Y(n224));
294 NOR2X1 U238 (.A(cruise_speed[7]),.B(n224),.Y(N162));
295 INVX2 U239 (.A(n221),.Y(N159));
296 INVX2 U240 (.A(n218),.Y(N157));
297 NOR2X1 U241 (.A(speed[7]),.B(n298),.Y(n230));
298 NAND3X1 U242 (.A(speed[3]),.B(speed[2]),.C(speed[1]),.Y(n228));
299 OR21X1 U243 (.A(n231),.B(speed[4]),.C(speed[5]),.Y(n229));
300 NAND2X1 U244 (.A(n230),.B(n229),.Y(N49));
301 INVX2 U245 (.A(n228),.Y(n231));
302 NAND2X1 U246 (.A(cruise_speed[7]),.B(n203),.Y(n260));
303 AND2X1 U248 (.A(n227),.B(n255),.Y(n240));
304 NAND2X1 U249 (.A(cruise_speed[2]),.B(n193),.Y(n246));
305 NOR2X1 U250 (.A(n234),.B(n246),.Y(n248));
306 NAND2X1 U251 (.A(speed[0]),.B(N155),.Y(n232));
307 OR21X1 U252 (.A(n201),.B(n205),.C(n310),.Y(n233));
308 OR21X1 U253 (.A(speed[1]),.B(n270),.C(n233),.Y(n236));
309 NAND2X1 U254 (.A(speed[3]),.B(n227),.Y(n243));
310 AND2X1 U255 (.A(n234),.B(n249),.Y(n255));
311 OR21X1 U256 (.A(n248),.B(n236),.C(n235),.Y(n238));
312
313 NOR2X1 U257 (.A(n227),.B(speed[3]),.Y(n251));
314 NAND2X1 U258 (.A(cruise_speed[4]),.B(n197),.Y(n252));
315 NAND2X1 U259 (.A(n237),.B(n252),.Y(n254));
316 NAND3X1 U260 (.A(n238),.B(n262),.C(n263),.Y(n239));
317 NOR2X1 U261 (.A(n226),.B(speed[5]),.Y(n257));
318 AND2X1 U262 (.A(n240),.B(n249),.C(n257),.Y(n241));
319 XOR2X1 U263 (.A(speed[6]),.B(n264),.Y(n243));
320 AND2X1 U264 (.A(speed[6]),.B(n264),.C(n241),.B(n243),.Y(n242));
321 NOR2X1 U265 (.A(n203),.B(cruise_speed[7]),.Y(n261));
322 OR21X1 U266 (.A(n266),.B(n242),.C(n267),.Y(N181));
323 NOR2X1 U267 (.A(N155),.B(speed[0]),.Y(n245));
324 AND21X1 U268 (.A(n207),.B(n245),.C(n310),.Y(n244));
325 AND21X1 U269 (.A(n245),.B(n207),.C(n268),.Y(n247));
326 OR21X1 U270 (.A(n249),.B(n247),.C(n246),.Y(n250));
327 AND21X1 U271 (.A(n251),.B(n250),.C(n249),.Y(n253));
328 OR21X1 U272 (.A(n254),.B(n253),.C(n259),.Y(n256));
329 AND21X1 U273 (.A(n257),.B(n256),.C(n255),.Y(n256));
330 OR22X1 U274 (.A(n265),.B(n253),.C(speed[6]),.B(n265),.Y(n259));
331 AND21X1 U275 (.A(n261),.B(n269),.C(n260),.Y(n182));
332 INVX2 U276 (.A(n251),.Y(n262));
333 INVX2 U277 (.A(n254),.Y(n263));
334 INVX2 U278 (.A(n243),.Y(n265));
335 INVX2 U279 (.A(n260),.Y(n266));
336 INVX2 U280 (.A(n261),.Y(n267));
337 INVX2 U281 (.A(n244),.Y(n269));
338 INVX2 U282 (.A(n259),.Y(n269));
339 INVX2 U283 (.A(n232),.Y(n270));
340 INVX2 U284 (.A(n154),.Y(n271));
341 INVX2 U285 (.A(n153),.Y(n272));
342 INVX2 U286 (.A(reset),.Y(n273));
343 INVX2 U287 (.A(n70),.Y(n274));
344 INVX2 U288 (.A(n64),.Y(n275));
345 INVX2 U289 (.A(n122),.Y(n276));
346 INVX2 U290 (.A(n110),.Y(n277));
347 INVX2 U291 (.A(n116),.Y(n278));
348 INVX2 U292 (.A(throttle),.Y(n279));
349 INVX2 U293 (.A(n145),.Y(n280));
350 INVX2 U294 (.A(n102),.Y(n281));
351 INVX2 U295 (.A(coast),.Y(n282));
352 INVX2 U296 (.A(cancel),.Y(n283));
353 INVX2 U297 (.A(n61),.Y(n284));
354 INVX2 U298 (.A(resume),.Y(n285));
355 INVX2 U299 (.A(n133),.Y(n286));
356 INVX2 U300 (.A(brake),.Y(n287));
357 INVX2 U301 (.A(N62),.Y(n288));
358 INVX2 U302 (.A(N64),.Y(n289));
359 INVX2 U303 (.A(N66),.Y(n290));
360 INVX2 U304 (.A(state[1]),.Y(n291));
361 INVX2 U305 (.A(n125),.Y(n292));
362 INVX2 U306 (.A(n97),.Y(n293));
363 INVX2 U307 (.A(speed[0]),.Y(n294));
364 INVX2 U308 (.A(state[0]),.Y(n295));
365 INVX2 U309 (.A(rotate[2]),.Y(n296));
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412

```

Within the synthesized net list above, there are no DFFSR registers, but there are 4 DFFPOSX1 registers (the state register, speed register, cruise speed register, and cruise ctrl register).

Part B:

- Below is the max paths report for a slack lesser than 5. This shows the least possible slack lesser than 5 considering only the setup paths. According to the report, the lowest slack achievable is 3.79.

```
*****
Report : timing
        -path_type full
        -delay_type max
        -slack_lesser_than 5.00
        -max_paths 3
        -sort_by slack
Design : cruisecontrol
Version: 0-2018.06-SP3
Date   : Thu Oct 28 07:31:20 2021
*****

Startpoint: cruisespeed_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
Endpoint:  cruisespeed[6]
            (output port clocked by clk)
Path Group: clk
Path Type: max

Point                                     Incr      Path
-----
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
cruisespeed_reg[6]/CLK (DFFPOSX1)         0.00      0.00 r
cruisespeed_reg[6]/Q (DFFPOSX1)          0.18      0.18 r
U171/Y (INVX1)                           0.27      0.44 f
U170/Y (INVX8)                           0.77      1.21 r
cruisespeed[6] (out)                     0.00      1.21 r
data arrival time                        1.21
-----
clock clk (rise edge)                    10.00     10.00
clock network delay (ideal)               0.00     10.00
clock reconvergence pessimism             0.00     10.00
output external delay                     -5.00      5.00
data required time                        5.00
-----
data required time                        5.00
data arrival time                       -1.21
-----
slack (MET)                              3.79
-----

Startpoint: cruisespeed_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
Endpoint:  cruisespeed[0]
            (output port clocked by clk)
Path Group: clk
Path Type: max

Point                                     Incr      Path
-----
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
cruisespeed_reg[0]/CLK (DFFPOSX1)         0.00      0.00 r
cruisespeed_reg[0]/Q (DFFPOSX1)          0.14      0.14 r
U179/Y (INVX1)                           0.26      0.40 f
U178/Y (INVX8)                           0.77      1.17 r
cruisespeed[0] (out)                     0.00      1.17 r
data arrival time                        1.17
-----
clock clk (rise edge)                    10.00     10.00
clock network delay (ideal)               0.00     10.00
clock reconvergence pessimism             0.00     10.00
output external delay                     -5.00      5.00
data required time                        5.00
-----
data required time                        5.00
data arrival time                       -1.17
-----
slack (MET)                              3.83
-----

Startpoint: cruisespeed_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
Endpoint:  cruisespeed[5]
            (output port clocked by clk)
Path Group: clk
Path Type: max

Point                                     Incr      Path
-----
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
cruisespeed_reg[5]/CLK (DFFPOSX1)         0.00      0.00 r
cruisespeed_reg[5]/Q (DFFPOSX1)          0.14      0.14 r
U177/Y (INVX1)                           0.23      0.37 f
U176/Y (INVX8)                           0.76      1.12 r
cruisespeed[5] (out)                     0.00      1.12 r
data arrival time                        1.12
-----
clock clk (rise edge)                    10.00     10.00
clock network delay (ideal)               0.00     10.00
clock reconvergence pessimism             0.00     10.00
output external delay                     -5.00      5.00
data required time                        5.00
-----
data required time                        5.00
data arrival time                       -1.12
-----
slack (MET)                              3.88
-----
```

- 2) Below is the min paths report for a slack lesser than 3. This shows the least possible slack lesser than 3 considering only the hold time paths. According to the report, the lowest slack achievable is 0.13.

```

*****
Report : timing
        -path_type full
        -delay_type min
        -slack_lesser_than 3.00
        -max_paths 3
        -sort_by slack
Design : cruisecontrol
Version: 0-2018.06-SP3
Date    : Thu Oct 28 07:31:54 2021
*****

Startpoint: reset (input port clocked by clk)
Endpoint: state_reg[1]
        (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Point                                     Incr      Path
-----
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
input external delay                     0.00      0.00 f
reset (in)                               0.06      0.06 f
U71/Y (0A121X1)                          0.08      0.13 r
state_reg[1]/D (DFFPOSX1)                0.00      0.13 r
data arrival time                        0.13

clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
clock reconvergence pessimism             0.00      0.00
state_reg[1]/CLK (DFFPOSX1)              0.00      0.00 r
library hold time                       0.00      0.00
data required time                       0.00

data required time                       0.00
data arrival time                       -0.13
-----
slack (MET)                             0.13

Startpoint: brake (input port clocked by clk)
Endpoint: state_reg[0]
        (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Point                                     Incr      Path
-----
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
input external delay                     0.00      0.00 f
brake (in)                              0.06      0.06 f
U44/Y (0A121X1)                          0.08      0.14 r
state_reg[0]/D (DFFPOSX1)                0.00      0.14 r
data arrival time                        0.14

clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
clock reconvergence pessimism             0.00      0.00
state_reg[0]/CLK (DFFPOSX1)              0.00      0.00 r
library hold time                       0.00      0.00
data required time                       0.00

data required time                       0.00
data arrival time                       -0.14
-----
slack (MET)                             0.13

Startpoint: resume (input port clocked by clk)
Endpoint: cruisectl_reg
        (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Point                                     Incr      Path
-----
clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
input external delay                     0.00      0.00 r
resume (in)                              0.05      0.05 r
U40/Y (A0122X1)                          0.06      0.11 f
U38/Y (0A121X1)                          0.07      0.18 r
cruisectl_reg/D (DFFPOSX1)              0.00      0.18 r
data arrival time                        0.18

clock clk (rise edge)                    0.00      0.00
clock network delay (ideal)               0.00      0.00
clock reconvergence pessimism             0.00      0.00
cruisectl_reg/CLK (DFFPOSX1)             0.00      0.00 r
library hold time                       0.00      0.00
data required time                       0.00

data required time                       0.00
data arrival time                       -0.18
-----
slack (MET)                             0.18

```

Part C:


- 1) For this lab, the total wire length was 9027 μm , and the number of vias was 1436. The screenshot of this information is shown below:

```
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#   By Layer and Type :
#           MetSpc   Totals
#       metall      3       3
#       Totals      3       3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 795.24 (MB), peak = 795.43 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.05 (MB), peak = 795.44 (MB)
#Complete Detail Routing.
#Total wire length = 9027 um.
#Total half perimeter of net bounding box = 10143 um.
#Total wire length on LAYER metall = 896 um.
#Total wire length on LAYER metall2 = 4274 um.
#Total wire length on LAYER metall3 = 3669 um.
#Total wire length on LAYER metall4 = 157 um.
#Total wire length on LAYER metall5 = 32 um.
#Total wire length on LAYER metall6 = 0 um.
#Total number of vias = 1436
#Up-Via Summary (total 1436):
#
#-----
# metall      907
# metall2     513
# metall3      14
# metall4       2
#-----
#           1436
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.54 (MB)
#Total memory = 752.03 (MB)
#Peak memory = 795.44 (MB)
```

The number of standard cells reported was 264. The screenshot of this information is shown below:

```
Building hierarchical netlist for Cell cruisecontrol ...
*** Netlist is unique.
** info: there are 36 modules.
** info: there are 302 stdCell insts.
```


2) Lastly, the full layout generated by the program is displayed below.



Conclusion: This lab helped me better understand how to use Design Vision, the graphical interface to the Synopsys family of logic synthesis tools. I became familiar with the basics of synthesis using Design Vision through the simple “cruise control” design example. After completing the synthesis portion, I performed pre-layout static timing analysis of my synthesized design, and the defined constraints for it and check the timing of all the paths in it. In the final part of this lab, I learned how to use the synthesized Verilog netlist that I previously generated to "Place and Route" the cruise control logic circuit on a die.