Lab 7: Logic Synthesis, Static Timing Analysis, and Automatic Place and Route

ECEN 454-503

Alexia Perez, 127008512

<u>Purpose:</u> This lab serves to introduce students to design vision, and its capabilities with a Verilog module. Design vision can take a Verilog module and translate it into a netlist, in which a clock signal and delays can be assigned, and maximum and minimum paths through the module can be calculated. It also introduces students to synthesized netlists and standard cell libraries to place and route circuits on a die in a program called *innovus*.

Procedure:

Part A:

- 1) Open design vision and adjust the settings to source the correct libraries. Analyze and elaborate the cruisecontrol.v module.
- 2) Save the design and the attribute settings.
- 3) Create a symbol view and set the drive strength on all the input ports to 0.0335. Set the load on all the output ports to 3.
- 4) Set the operating conditions as 'typical' within the library specified in step 1.
- 5) Save the design and attribute settings.
- 6) Set the clock constraints to have a period of 25 and a pulse width of 12.5. Set the output delay to be 5 for max rise and min rise.
- 7) Check the design and use the uniquify command if needed.
- 8) Save the design as "ccs_attributes_b4_compile.db"
- 9) Compile the design and set the map effort to medium. Check the "allow boundary conditions."
- 10) Create the report constraints and report area files.
- 11) Save the optimized netlist and report the register count.

Part B:

- 1) Close design vision and open primetime for static timing analysis. Set up the search and link path and load the design. Set the capacitance for the output ports, and the driving strength for the input ports.
- 2) Create the clock with a period of 10 and a pulse width of 5. Use the check_timing command to show possible timing constraints and set the max and min input delays to 4 and 0, respectively. Set the output delay to 5.
- 3) Generate the path-based timing reports for the max and min paths of the module.

Part C:

- 1) Make a directory in the root directory for this lab. Copy the synthesized netlist created in the previous lab and place it in this directory.
- 2) Download the appropriate files from the lab website and add them to the directory.
- 3) Open innovus.conf and modify it to include the top level module for the cruise control circuit
- 4) Launch innovus using the specified command.

- 5) Import the design to innovus. Then, specify the floorplan to have an aspect ratio of 0.9 and a core utilization of 0.7. Specify the core margins to be 30 for all.
- 6) Place the power rails around the die and specify metal3 for the top and bottom layers and metal2 for the left and right layers. Modify all metal width to 10 and change the offset to center in channel.
- 7) Add power stripes with a width of 5, and a first/last shape of 70.
- 8) Route the power grid entirely through the die. Next, place the standard cells. Note the number of standard cells used in your design.
- 9) Route the required wires with the timing driver concurrent routing feature.
- 10) Print out a copy of the layout generated.

Results:

Part A:

1) The area report and constraints report are displayed below. The combinational area is reported to be 8543, the non-combinational to be 1920, and the total cell area to be 10463. The design also has no violated constraints.

Area:

```
Report : area
Design : cruisecontrol
Version: 0-2018.06-SP3
Date : Thu Oct 28 06:52:07 2021
     iit018_stdcells (File: /home/ugrads/a/alexia_perezv/synthesis/iit018_stdcells.db)
Number of ports:
Number of cells:
                                                  304
Number of combinational cells:
                                                  282
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:

        Combinational area:
        8543.000000

        Buf/Inv area:
        1576.000000

        Noncombinational area:
        1920.000000

                                         1576,000000
                                            0.000000
Macro/Black Box area:
Net Interconnect area: undefined (No wire load specified)
Total cell area:
                                        10463.000000
                               undefined
Total area:
```

Constraints:

2) Below is the synthesized netlist for the "cruisecontrol" module. It lists every gate (and, flip flop, not, etc.) or intermediate net needed to create this module as a circuit.

```
dule cruisecontrol_DW01_inc_0 ( A, SUM );
           wire [7:2] carry;
       HAMI UI 1 6 ( A[A[6]), .R[carry[6]), .YC[carry[7]), .YS[SUM[6]) );
HAMI UI 1 5 ( A[A[6]), .R[carry[4]), .YC[carry[6]), .YS[SUM[6]) );
HAMI UI 1 5 ( A[A[A]), .R[carry[4]), .YC[carry[6]), .YS[SUM[6]) );
HAMI UI 1 5 ( A[A[A]), .R[carry[4]), .YC[carry[4]), .YS[SUM[3]) );
HAMI UI 1 5 ( A[A[A]), .R[carry[2]), .YC[carry[4]), .YS[SUM[3]) );
HAMI UI 1 1 ( A[A[A]), .R[Carry[2]), .YC[carry[4]), .YS[SUM[4]) );
HAMI UI 1 ( A[A[A])), .YS[SUM[4]) );
XCHEZEL UZ ( A[Carry[2]), .R[A[7]), .Y(SUM[7]) );
               odule cruisecontrol_DW01_inc_1 ( A, SUM );
input [7:0] A;
output [7:0] SUM;
           wire [7:2] carry:
       HAXI UI 1 6 ( .A(A(6)), .B(carry(6)), .YC(carry(7)), .YS(SUM(6));
HAXI UI 1 5 ( .A(A(6))), .B(carry(1)), .YC(carry(6)), .YS(SUM(6));
HAXI UI 1 4 ( .A(A(4)), .B(carry(4)), .YC(carry(6)), .YS(SUM(4));
HAXI UI 1 3 ( .A(A(3)), .B(carry(3)), .YC(carry(4)), .YS(SUM(3)));
HAXI UI 1 3 ( .A(A(3)), .B(carry(3)), .YC(carry(4)), .YS(SUM(3)));
HAXI UI 1 ( .A(A(1)), .B(carry(2)), .YC(carry(3)), .YS(SUM(1));
XXVA UI 1 ( .A(A(1)), .YS(SUM(1));
XXVA UI 1 (.A(A(1)), .YS(SUM(1)));
XXVA UI 2 ( .A(Carry(7)), .B(A(7)), .YS(SUM(1));
medual cuisecontrol (clk, renet, throttle, set, socal, cosat, cancel, resume, brake, speed, cruisecpeed, cruisectl); output [7:0] speed; output [7:0] erusespeed; output [7:0] cruisespeed; output [7:0] cruisespeed; input clk, reset, throttle, set, accel, cosat, cancel, resume, brake; output [7:0] cruisespeed; input clk, reset, throttle, set, accel, cosat, cancel, resume, brake; output clk, reset, throttle, set, accel, cosat, cancel, resume, brake; output clk, reset, throttle, set, accel, cosat, cancel, resume, brake; output clk, reset, throttle, set, accel, cosat, cancel, resume, brake; output clk, reset, throttle, set, accel, cosat, cancel, resume, brake; output clk, reset, set, accel, accel, cosat, cancel, resume, cancel, accel, acce
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 155 | OAIZINI UTS ( .Ain207), .Bin29), .Cin104), .Yin174);
| 154 | NANGZI USG ( .Ain207), .Bin28), .Cin107), .Yin107);
| 155 | OAIZINI USH ( .Ain276), .Bin280, .Cin107), .Yin107);
| 156 | OAIZINI USH ( .Ain276), .Bin280, .Cin11, .Bin137), .Yin107);
| 157 | NANGZI USG ( .Ain280), .Bin280, .Cin11, .Bin137), .Yin107);
| 158 | OAIZINI USG ( .Ain129), .Bin137), .Cin137), .Yin107);
| 159 | OAIZIN USG ( .Ain129), .Bin137), .Cin134), .Yin111), .Yin108);
| 160 | OAIZIN USG ( .Ain127), .Bin137), .Cin134), .Yin111), .Yin108);
| 161 | OAIZIN USG ( .Ain121), .Bin137), .Cin127), .Yin150);
| 162 | OAIZIN USG ( .Ain121), .Bin137), .Cin127), .Yin151);
| 163 | OAIZIN USG ( .Ain121), .Bin137), .Cin127), .Yin150);
| 164 | OAIZIN USG ( .Ain121), .Bin279), .Cin127), .Yin150);
| 165 | OAIZIN USG ( .Ain121), .Bin279), .Cin129), .Yin120);
| 166 | OAIZIN USG ( .Ain121), .Bin279), .Cin129), .Yin120);
| 167 | OAIZIN USG ( .Ain137), .Bin279), .Cin129), .Yin120);
| 168 | NANDSN USG ( .Ain130), .Bin1349, .Yin120);
| 169 | NORXI USG ( .Ain130), .Bin1349, .Yin120);
| 170 | OAIZIN UGG ( .Ain220), .Bin230), .Cin129, .Yin120);
| 171 | NANDSN UGG ( .Ain220), .Bin230), .Cin1230, .Yin130);
| 172 | NANDSN UGG ( .Ain220), .Bin239), .Cin1210, .Yin123);
| 173 | OAIZIN UGG ( .Ain220), .Bin239), .Cin1210, .Yin130);
| 174 | NANDSN UGG ( .Ain220), .Bin279), .Cin1270, .Yin140);
| 175 | NARXI UGG ( .Ain220), .Bin279), .Cin1270, .Yin140);
| 176 | NANDSN UGG ( .Ain220), .Bin279), .Cin1210, .Yin130);
| 177 | NARXI UHG ( .Ain220), .Bin279), .Cin1210, .Yin130);
| 178 | NANDSN UHG ( .Ain120), .Bin280), .Cin1210, .Yin130);
| 179 | NANDSN UHG ( .Ain120), .Bin280), .Cin1210, .Yin130);
| 170 | OAIZIN UHG ( .Ain120), .Bin280), .Cin1210, .Yin130);
| 171 | NARXI UHG ( .Ain120), .Bin280), .Cin1210, .Yin130);
| 172 | NARXI UHG ( .Ain120), .Bin280, .Cin1210, .Yin130);
| 173 | NARXI UHG ( .Ain120), .Bin280, .Cin120, .Yin130);
| 174 | NARXI UHG ( .Ain120), .Bin280, .Cin120, .Yin140);
| 175 | NARXI UHG ( .Ain120), .Bin280, .Cin120, .Yin140);
| 187 | NARXI UHG ( .Ain120), .Bin
       wire [2:0] state;
wire [2:0] x130/carry;

DFFF00XI \cruiscapced req[0] ( .D(n177), .CLK(clk), .Q(n311));
DFFF00XI \cruiscapced req[7] ( .D(n176), .CLK(clk), .Q(n304));
DFFF00XI \cruiscapced req[6] ( .D(n176), .CLK(clk), .Q(n304));
DFFF00XI \apped req[1] ( .D(n176), .CLK(clk), .Q(n305));
DFFF00XI \apped req[0] ( .D(n176), .CLK(clk), .Q(n306));
DFFF00XI \apped req[0] ( .D(n176), .CLK(clk), .Q(n297));
DFFF00XI \apped req[0] ( .D(n176), .CLK(clk), .Q(n297));
DFFF00XI \apped req[0] ( .D(n176), .CLK(clk), .Q(n297));
DFFF00XI \apped req[0] ( .D(n169), .CLK(clk), .Q(n299));
DFFF00XI \apped req[0] ( .D(n169), .CLK(clk), .Q(n299));
DFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n240cl));
DFFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n312));
DFFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n312));
DFFF00XI \apped req[0] ( .D(n165), .CLK(clk), .Q(n312));
DFFF00XI \apped req[0] ( .D(n165), .CLK(clk), .Q(n307));
DFFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n307));
DFFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n307));
DFFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n309));
DFF00XI \apped req[0] ( .D(n167), .CLK(clk), .Q(n309));
DF
```

```
NAMEZXI U155 ( .A(aset), .B(849), .Y(n102) );
NAMEZXI U157 ( .A(aset), .B(atas(2)), .Y(n116) );
NAMEZXI U157 ( .A(aset), .B(atas(2)), .Y(n116) );
NAMEZXI U158 ( .A(aset), .B(atas(2)), .R(aset), .C(atas(1));
NAMEZXI U164 ( .A(atas(1)), .R(aset), .R(aset), .A(atas(1));
NAMEZXI U164 ( .A(atas(1)), .R(aset), .R(aset), .A(atas(1));
NAMEZXI U164 ( .A(atas(1)), .R(aset), .R(aset), .A(atas(1));
NAMEZXI U164 ( .A(atas(1)), .R(atas(1));
NAMEZXI U164 ( .A(atas(1)), .R(atas(1)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                NURSZNI U257 [.A(n227), .B(mpmed[3]), Y(n25));
NNNEXLI U258 [.A(n228), Ben223, .C(n254), Y(n252));
NNNEXLI U258 [.A(n228), Ben223, .C(n254), Y(n252));
NNNNSXI U260 [.A(n228), .B(n262), .C(n263), Y(n239)];
NNNNXXI U260 [.A(n228), .B(n262), .C(n263), Y(n239)];
NNEXLI U262 [.A(n226), .B(n243), .Y(n231)];
NNEXLI U262 [.A(n260), .B(n243), .Y(n243)];
NNEXLI U263 [.A(n260), .B(n243), .C(n267), .Y(n241)];
NNEXLI U264 [.A(n260), .B(n242), .C(n267), .Y(n181)];
NNEXLI U265 [.A(n260), .B(n242), .C(n267), .Y(n181)];
NNEXLI U267 [.A(n245), .B(n267), .C(n267), .Y(n181)];
NNEXLI U269 [.A(n263), .B(n267), .C(n268), .Y(n244)];
NNEXLI U269 [.A(n263), .B(n267), .C(n268), .Y(n244)];
NNEXLI U269 [.A(n263), .B(n267), .C(n268), .Y(n247)];
NNEXLI U267 [.A(n263), .B(n267), .C(n268), .Y(n250)];
NNEXLI U267 [.A(n263), .B(n263), .C(n255), .Y(n256)];
NNEXLI U267 [.A(n263), .B(n263), .C(n255), .Y(n256)];
NNEXLI U267 [.A(n263), .B(n268), .C(n255), .Y(n256)];
NNEXLI U267 [.A(n263), .B(n268), .C(n256), .Y(n266)];
NNEXLI U268 [.A(n263), .R(n268), .C(n256), .Y(n266)];
NNEXLI U268 [.A(n263), .R(n268)];
NNEXLI U268 [.A(n263), .R(n268)];
NNEXLI U269 [.A(n268), .Y(n266)];
NNEXLI U269 [.A(n268), .Y(n266)];
NNEXLI U269 [.A(n268), .Y(n268)];
NNEXLI U269
```

Within the synthesized net list above, there are no DFFSR registers, but there are 4 DFFPOSX1 registers (the state register, speed register, cruisespeed register, and cruisectrl register).

Part B:

1) Below is the max paths report for a slack lesser than 5. This shows the least possible slack lesser than 5 considering only the setup paths. According to the report, the lowest slack achievable is 3.79.

```
Report : timing
-path_type full
-delay_type max
-slack_lesser_than 5.00
-max_paths 3
-sort_by slack
Design : cruisecontrol
Version: 0-2018.06-SP3
Date : Thu Oct 28 07:31:20 2021
     Startpoint: cruisespeed_reg[6]
	(rising edge-triggered flip-flop clocked by clk)
Endpoint: cruisespeed[6]
	(output port clocked by clk)
Path Group: clk
Path Type: max
       Point
                                                                                                                                                                                                    Path
      clock clk (rise edge)
clock network delay (ideal)
cruisespeed_reg[6]/CLK (DFFPOSX1)
cruisespeed_reg[6]/Q (DFFPOSX1)
UJ71/Y (INVX1)
UJ70/Y (INVX8)
cruisespeed[6] (out)
data arrival time
                                                                                                                                                                                                    0.00
                                                                                                                                                                                                   0.00
0.00 r
0.18 r
0.44 f
1.21 r
1.21 r
      clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
output external delay
data required time
                                                                                                                                                                                                     5.00
5.00
      data required time
data arrival time
                                                                                                                                                                                                   5.00
-1.21
       slack (MET)
                                                                                                                                                                                                    3.79
     Point
                                                                                                                                                                                                    Path
      clock clk (rise edge)
clock network delay (ideal)
cruisespeed_reg[0]/CLK (DFFPOSX1)
cruisespeed_reg[0]/Q (DFFPOSX1)
U179/Y (INVX1)
U178/Y (INVX1)
                                                                                                                                                                                                  0.00
0.00
0.00 r
0.14 r
0.40 f
1.17 r
1.17 r
        cruisespeed[0] (out)
data arrival time
                                                                                                                                                                                                   1.17
      clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
output external delay
data required time
                                                                                                                                                                                               10.00
10.00
10.00
5.00
5.00
        data required time
data arrival time
        slack (MET)
                                                                                                                                                                                                   3.83
      Startpoint: cruisespeed_reg[5] (rising edge-triggered flip-flop clocked by clk)
Endpoint: cruisespeed[5] (output port clocked by clk)
Path Group: Clk
Path Type: max
      clock clk (rise edge)
clock network delay (ideal)
cruisespeed_reg[5]/Clk (DFFPOSXI)
cruisespeed_reg[5]/Q (DFFPOSXI)
U177/Y (INVX8)
cruisespeed[5] (out)
data arrival time
                                                                                                                                                                                                  0.00
0.00
0.00 r
0.14 r
0.37 f
1.12 r
      clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
output external delay
data required time
      data required time
data arrival time
        slack (MET)
```

2) Below is the min paths report for a slack lesser than 3. This shows the least possible slack lesser than 3 considering only the hold time paths. According to the report, the lowest slack achievable is 0.13.

```
Report : timing
-path_type full
-delay_type min
-slack_lesser_than 3.00
-max_paths 3
-sort_by slack
Design : cruisecontrol
Version: 0-2018.06-SP3
Date : Thu Oct 28 07:31:54 2021
    Point
                                                                                                                      Path
    clock clk (rise edge)
clock network delay (ideal)
input external delay
reset (in)
UTLYY (OATZIX1)
state reg[1]/D (DFFPOSX1)
data arrival time
                                                                                                                     0.00
0.00
0.00 f
0.06 f
0.13 r
0.13 r
    clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
state_reg[1]/CLK (DFFPOSX1)
library hold time
data required time
                                                                                                                      0.00
                                                                                                                      0.00
0.00 r
    data required time
data arrival time
slack (MET)
                                                                                                                      0.13
    Point
                                                                                                                      Path
     clock clk (rise edge)
     clock network delay (ideal)
input external delay
brake (in)
                                                                                             0.00
                                                                                                                     0.00
                                                                                                                    0.00
0.00 f
0.06 f
0.14 r
     brake (in)
U44/Y (OAI21X1)
     state_reg[0]/D (DFFPOSX1)
data arrival time
                                                                                                                     0.14
    clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
state_reg[0]/CLK (DFFPOSX1)
library hold time
data required time
                                                                                                                    0.00
0.00
0.00
0.00 r
0.00
0.00
     data required time
data arrival time
     slack (MET)
                                                                                                                    0.13
     Startpoint: resume (input port clocked by clk)
Endpoint: cruisectrl_reg
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
     clock clk (rise edge)
clock network delay (ideal)
input external delay
resume (in)
UAG/Y (AOI22X1)
U38/Y (OAI21X1)
cruisectrl_reg/D (DFFPOSX1)
data arrival time
                                                                                                                     0.00
                                                                                                                    0.00 r
0.05 r
0.11 f
0.18 r
0.18 r
0.18
     clock clk (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
cruisectrl_reg/CLK (DFFPOSX1)
library hold time
data required time
                                                                                             0.00
0.00
0.00
                                                                                                                     0.00
      data required time
data arrival time
      slack (MET)
```

Part C:

1) For this lab, the total wire length was 9027 μm, and the number of vias was 1436. The screenshot of this information is shown below:

```
#Start Detail Routing..
#start initial detail routing ...
   number of violations = 3
#
    By Layer and Type :
             MetSpc Totals
       metal1 3 3
#
       Totals
                             3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 795.24 (MB), peak = 795.43 (MB)
#start 1st optimization iteration ...
# number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 778.05 (MB), peak = 795.44 (MB)
#Complete Detail Routing.
#Total wire length = 9027 um.
#Total half perimeter of net bounding box = 10143 um.
#Total wire length on LAYER metal1 = 896 um.
#Total wire length on LAYER metal2 = 4274 um.
#Total wire length on LAYER metal3 = 3669 um.
#Total wire length on LAYER metal4 = 157 um.
#Total wire length on LAYER metal5 = 32 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1436
#Up-Via Summary (total 1436):
#-----
# metal1 907
# metal2
                  513
# metal3
# metal4
                 1436
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
\#Increased\ memory = 4.54\ (MB)
#Total memory = 752.03 (MB)
\#Peak\ memory = 795.44\ (MB)
```

The number of standard cells reported was 264. The screenshot of this information is shown below:


```
Building hierarchical netlist for Cell cruisecontrol ...

*** Netlist is unique.

** info: there are 36 modules.

** info: there are 302 stdCell insts.
```

2) Lastly, the full layout generated by the program is displayed below.



<u>Conclusion:</u> This lab helped me better understand how to use Design Vision, the graphical interface to the Synopsys family of logic synthesis tools. I became familiar with the basics of synthesis using Design Vision through the simple "cruise control" design example. After completing the synthesis portion, I performed pre-layout static timing analysis of my synthesized design, and the defined constraints for it and check the timing of all the paths in it. In the final part of this lab, I learned how to use the synthesized Verilog netlist that I previously generated to "Place and Route" the cruise control logic circuit on a die.