

project_1 - [C:/Users/Alexia/Vivado_projects/project_2_1/project_1.xpr] - Vivado 2016.4

File Edit Flow Tools Window Layout View Help

Quick Access

Implementation Complete

Flow Navigator

- Create Block Design
- Open Block Design
- Generate Block Design
- Simulation
 - Simulation Settings
 - Run Simulation
- RTL Analysis
 - Elaboration Settings
 - Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation
 - Implementation Settings
 - Run Implementation
 - Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraint
 - Report Timing Summary
 - Report Clock Network
 - Report Clock Interacts
 - Report Methodology
 - Report DRC

Elaborated Design - xc7a35tsg236-1 (active)

Project Summary | Schematic | test_new.vhd

26 Cells 49 I/O Ports 304 Nets

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	PCIE %	Start	Elapsed	Strategy
synth_1	constrs_1	synth_design Complete!	NA	NA	NA	NA	NA			290	59	0	0	0.000	4/20/23 8:54 PM	00:00:15	Vivado Synthesis D
impl_1	constrs_1	route_design Complete!	NA	NA	NA	NA	NA	36.743	0	244	59	0	0	0.000	4/20/23 9:04 PM	00:00:31	Vivado Implementat

Activate Windows
Go to Settings to activate Windows.

Taskbar: Type here to search, 55°F, 9:08 PM, 4/20/2023