
CPU FSM Diagram CS141 Lab 4 - CPU Alex Kahng, George Zhang



Control

S0: FETCH
pc_write
$ir_{-}write$
aluSrcA = 0
aluSrcB = 01
aluOp = 000
pcSrc = 00


S1: DECODE aluSrcA = 0 aluSrcB = 11 aluOp =
$$000$$

S2: MEMADDR aluSrcA = 1 aluSrcB =
$$10$$
 aluOp = 000

S3: MEMREAD
$$IorD = 1$$

S5: MEMWRITE	S8: BEQ	S12: JR	S14: BNE
IorD = 1	aluSrcA = 1	pcSrc = 11	aluSrcA = 1
mem_wr_ena	aluSrcB = 00	pc_write	aluSrcB = 01
	aluOp = 01		aluOp = 01
S6: EXECUTE	pcSrc = 01	S13: JAL	pcSrc = 01
aluSrcA = 1	branch	pcSrc = 10	brancheNE
aluSrcB = 00		pc _write	
aluOp = 10	S9: EXECUTE_IMM	$\operatorname{reg_write}$	
	aluSrcA = 1	regDst = 10	
	aluOp = 11	memToReg	
S7: ALU_WRITEBACK			
$\operatorname{reg_write}$	S11: JUMP	S29: MEMREAD_WAIT	
aluSrcB = 10	pcSrc = 10	S30: READ_FROM_MEMORY	
	pc_write	S31: FETCH_FROM_MEMORY	

Datapath



MIPS_MODULE