VERIFICATION ARCHITECTURE DOCUMENT for WISHBONE2UART

# EVOLUTION OF DOCUMENT

|  |  |  |  |
| --- | --- | --- | --- |
| **Version** | **Date** | **Author** | **Modifications** |
| 0.1 | 18.08.2019 | Aleksandar Komazec | Initial release |
| 0.2 | 21.08.2019 | Aleksandar Komazec | Block diagram updated |
| 0.3 | 22.08.2019 | Aleksandar Komazec | Block diagram updated |
|  |  |  |  |

# REFERENCES

**DUT documents:**

DUT’s specification documents:

1. UART\_spec.pdf
2. UART\_Protocol.pdf

DUT’s other documents:

* 16550.pdf

Protocol specification documents:

* WISHBONE\_B4\_Protocol.pdf

Protocol other documents:

* 8251-08-serial.pdf
* serial-communication-uart.pdf

# TABLE OF CONTENTS

[EVOLUTION OF DOCUMENT 2](#__RefHeading___Toc11706_1062397625)

[REFERENCES 3](#__RefHeading___Toc11708_1062397625)

[TABLE OF CONTENTS 4](#__RefHeading___Toc11710_1062397625)

[FIGURES LIST 5](#__RefHeading___Toc11712_1062397625)

[1. VERIFICATION OVERVIEW 6](#__RefHeading___Toc11714_1062397625)

[1.1 DUT SUMMARY 6](#__RefHeading___Toc11716_1062397625)

[2. ARCHITECTURE DESCRIPTION 7](#__RefHeading___Toc11718_1062397625)

[2.1 UVC DESCRIPTION 7](#__RefHeading___Toc11720_1062397625)

[2.1.1 UART UVC DESCRIPTION 7](#__RefHeading___Toc11722_1062397625)

[2.1.2 Wisbone UVC DESCRIPTION 8](#__RefHeading___Toc11806_1062397625)

[2.2 TESTBENCH BLOCK DIAGRAM 9](#__RefHeading___Toc11728_1062397625)

[2.3 TESTBENCH COMPONENT OVERVIEW 10](#__RefHeading___Toc11730_1062397625)

[2.3. TESTBENCH CONFIGURATION AND CONTROL 10](#__RefHeading___Toc11732_1062397625)

[3. TESTBENCH EXECUTION 10](#__RefHeading___Toc11734_1062397625)

[3.1 SIMULATION FLOW DECSRIPTION 10](#__RefHeading___Toc11736_1062397625)

[3.2 REGRESSION RUNNING 11](#__RefHeading___Toc11738_1062397625)

# FIGURES LIST

Table of Figures

[Image 1: UART UVC 7](#Image 1: UART UVC |graphic)

[Image 2: Wishbone UVC 8](#Image 2: Wishbone UVC |graphic)

[Image 3: Test bench block diagram 9](#Image 3: Test bench block diagram |graphic)

## VERIFICATION OVERVIEW

### DUT SUMMARY

The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry standard National Semiconductors’ 16550A device

UART feature:

* Wishbone interface (32 bit/ 8 bit data bus modes (selectable) )
* Fifo only operation
* Register level and functionality compatibility with NS16550A
* Debug interface in 32-bit data bus mode

## ARCHITECTURE DESCRIPTION

## UVC DESCRIPTION

There are two UVCs:

* UART UVC
* Wishbone UVC

### 2.1.1 UART UVC DESCRIPTION

UART UVC contains two agents (UART master agent and UART slave agent).

UART slave agent is used to read data (1 start bit , 5-8 data bits, 1 parity bit (optional), 1/1.5/2 stop bits) from uart interface ( STX\_PAD\_O) using the monitor from UART slave agent. Read data will are sent to common scoreboard (Scoreboard that is common for both UVCs) .

UART master agent is used to send data on uart interface (SRX\_PAD\_I). This agent contains its driver and sequencer because this agent drives stimulus ( on mentioned SRX\_PAD\_I as well as modem signals (RTS\_PAD\_O, DTR\_PAD\_O, CTS\_PAD\_I, DSR\_PAD\_I, RI\_PAD\_I, DCD\_PAD\_I ) ). The monitor collects data from these signals (above mentioned in this paragraph ) and sends to the common scoreboard.



Configurations can be used to turn on and off agents.

Image 1: UART UVC

Two UART UVCs (First acts as master, and the second acts as ) can be connected to each other in order to verify UART UVC.


### 2.1.2 Wisbone UVC DESCRIPTION

Wishbone UVC contains 1 agent. In order to verify DUT, Wishbone agent acts as master in order to send configure DUT’s registers, send informations to Wishbone interface (WB\_DAT\_I data bus) and reads information from Wishbone interface (WB\_DAT\_O).

Image 2: Wishbone UVC

In order to verify Wishbone UVC, two Wishbone UVCs can be connected (The first Wishbone UVC is master, and the second is slave) to each other.

### TESTBENCH BLOCK DIAGRAM

Image 3: Test bench block diagram

### TESTBENCH COMPONENT OVERVIEW

*Test bench contains next components:*

* ***Wishbone UVC,*** *It consists of master agent and configuration.*
* ***UART UVC,*** It consists of master and slave agents and configuration
* ***Configuration class (top, in TEST\_BENCH),*** *This class contains pointers to UART and WB configuration classes and a configuration fields . These fields are set in the test. With these fields uart frame can be set, the data size, parity bit, number of stop bits and some other fields.*
* ***Scoreboard,*** *It receives transactions using uvm analysis ports captured by wishbone and uart monitors, stores them in the queue, predicts data and contains data checkers for comparing data from wishbone and uart interfaces.*
* ***Virtual sequencer,*** Virtual sequencer has pointers to the wishbone and uart sequencers. It can manipulates with these sequencers in order to pass all desired scenarios. One example is to use UART UVC master sequence to write to Receiver Fifo and after that Wishbone UVC master sequence to configure DUT’s registers and read data from Receiver Fifo.

### 2.3. TESTBENCH CONFIGURATION AND CONTROL

Configuration bits are:

* agent\_is\_active = If value is 1, it exists otherwise does not exist (It can be used in UART UVC to disable the slave agent when the master agent is needed)
* uvc\_is\_active = if value is 1, it UVC exists otherwise doesn’t exist.
* has\_checker =If value is 1, checkers exist otherwise they doesn’t exist. Some checkers can be disabled in order to speed up the simulation.
* has\_coverage = If value is 1, coverage exists otherwise they it doesn’t exist.
* uart\_data\_size = It can be 5,6,7 or 8 bits.
* has\_parity\_bit = Because parity bit is optional, It can be disabled or enabled it.
* number\_of\_stop\_bits = 1, 1.5, or 2 stop bits.

## TESTBENCH EXECUTION

*This chapter has to contain description of the tools used for simulation running, and description of the directory structure.*

### SIMULATION FLOW DECSRIPTION

*Description of the simulation flow: explanation of the scripts and commands used for compilation and simulation running.*

### REGRESSION RUNNING

*Description of the regression running, simulation results evaluation, and regression report generation.*