
## PIPELINES

in a way that multiple instructions can overly their execution. It provides a more efficient utilisation of the processor resources while at the same time allows increasing clock frequency.



brokens that can arise with the use of sizelining

Data Harard = an instruction needs to read from a register that is written by a previous instruction before it is stored in the register bank which will require to stall the pipeline until the data is available

Golution: - forwarding / bypassing (adding cornections from the output of the ALU[stage 3] and Minory Access [stage 4] to the input of the ALU)

- reordering of instructions during compilation

Control Harard = when executing a branch, the following instruction is not decided until stage & if it is unconditional or stage 3 if it is conditional, so the instruction fetched after a branch may not be the one that needs to be executed after the branch instruction.

Jolution: - stall the pipeline once a branch instruction is decoded - add NOP instructions after each branch

- use branch prediction

