# **CPE 323**

# MODULE 09: APPENDIX A MSP430 Universal Clock Subsystem

## Aleksandar Milenković

Email: milenka@uah.edu

Web: http://www.ece.uah.edu/~milenka

## Overview

This module discusses the MSP430's Universal Clock Subsystem.

## **Contents**

1	Clock Module	2
	1.1 Unified Clock System (UCS)	2
	1.2 Changing Processor Clocks: Examples	6
	1.24	

## 1 Clock Module

So far we wrote a number of MSP430 programs assuming that the processor clock is around 1  $\mu$ s (i.e., the clock frequency is approximately 1 MHz). The MSP430 family supports several clock modules and a user has a full control over these modules. By changing the content of relevant clock module control registers, one can change the processor clock frequency, as well as the frequency of other clock signals that are used for peripheral devices. In this section, we will discuss the organization of the Unified Clock System (UCS) used in the MSP430F5529 device.

## 1.1 Unified Clock System (UCS)

MSP430x5xx family of microcontrollers have Unified Clock System (UCS) that provides various clocks for the MSP430 modules. The UCS module includes up to five clock sources and provide three clock signals.

The five clock sources supported by the UCS module are as follows:

- XT1CLK: Low-frequency or high-frequency oscillator that can be used either with low-frequency 32768 Hz watch crystals, standard crystals, resonators, or external clock sources in the 4 MHz to 32 MHz range. XT1CLK can be used as a clock reference into the FLL. Some devices only support the low frequency oscillator for XT1CLK.
- VLOCLK: Internal very low power, low-frequency oscillator with 10 KHz typical frequency.
- **REFOCLK**: Internal trimmed low-frequency oscillator with 32768 Hz typical frequency, can be used as a clock reference into the FLL.
- DCOCLK: Internal digitally controlled oscillator (DCO) that can be stabilized by the FLL.
- XT2CLK: Optional high-frequency oscillator that can be used with standard crystals, resonators, or external clock sources in the 4 MHz to 32 MHz range. XT2CLK can be used as a clock reference into the FLL.

Following are the clock signals provided by the USC module:

- ACLK: Auxiliary clock. The ACLK is software selectable as XT1CLK, REFOCLK, VLOCLK, DCOCLK, DCOCLKDIV, and when available, XT2CLK. DCOCLKDIV is the DCOCLK frequency divided by 1, 2, 4, 8, 16, or 32 within the FLL block. ACLK can be divided by 1, 2, 4, 8, 16, or 32. ACLK/n is ACLK divided by 1, 2, 4, 8, 16, or 32 and is available externally at a pin. ACLK is software selectable by individual peripheral modules.
- MCLK: Master (Main) clock. MCLK is software selectable as XT1CLK, REFOCLK, VLOCLK, DCOCLK, DCOCLKDIV, and when available, XT2CLK. DCOCLKDIV is the DCOCLK frequency divided by 1, 2, 4, 8, 16, or 32 within the FLL block. MCLK can be divided by 1, 2, 4, 8, 16, or 32. MCLK is used by the CPU and system.
- **SMCLK**: Subsystem master clock. SMCLK is software selectable as XT1CLK, REFOCLK, VLOCLK, DCOCLK, DCOCLKDIV, and when available, XT2CLK. DCOCLKDIV is the DCOCLK frequency divided by 1, 2, 4, 8, 16, or 32 within the FLL block. SMCLK can be divided by 1, 2, 4, 8, 16, or 32. SMCLK is software selectable by individual peripheral modules.

On a PUC, the configuration of UCS is as follows:

- XT1 in LF mode is selected as source for XT1CLK which is selected for ACLK.
- DCOCLKDIV is selected for MCLK and SMCLK.
- FLL operation is enabled and XT1CLK is selected as reference clock for FLL.
- If the 32768 Hz crystal is used for XT1CLK, fault control logic sources ACLK with 32768 Hz REFOCLK because XT1 takes some time to stabilize.
- When the crystal start-up is obtained, FLL stabilizes MCLK and SMCLK at 1048576 Hz (2^20 Hz).  $f_{DCO} = 2097152$  Hz.






Figure 1. Block diagram of UCS module in MSP430x5xx devices

The operating modes of MSP430 are configured by the status register (R2) control bits: **SCG0**, **SCG1**, **OSCOFF** and **CPUOFF**. The operating modes are as follows:

- Active (SCG=0, SCG1=0, OSCOFF=0, CPUOFF=0): CPU is active and all other modules are active.
- LPM0 (SCG=0, SCG1=0, OSCOFF=0, CPUOFF=1): CPU is off, FLL is on, ACLK is on, Vcore is on.

- LPM1 (SCG=1, SCG1=0, OSCOFF=0, CPUOFF=1): CPU if off, FLL is off, ACLK is on, Vcore is
  on.
- LPM2 (SCG=0, SCG1=1, OSCOFF=0, CPUOFF=1): CPU if off, FLL is off, ACLK is on, Vcore is on.
- LPM3 (SCG=1, SCG1=1, OSCOFF=0, CPUOFF=1): CPU if off, FLL is off, ACLK is on, Vcore is on.
- LPM4 (SCG=1, SCG1=1, OSCOFF=1, CPUOFF=1): CPU if off, FLL is off, ACLK is off, Vcore is on.

The UCS module can be configured using registers from **UCSCTL0** through **UCSCTL8**.

## Digital Controlled Oscillator (DCO):

- The frequency of DCO can be adjusted by software using DCORSEL (in UCSCTL1 register),
   DCO and MOD bits (in UCSCTL0).
- DCO can also be stabilized using FLL to a multiple of FLL reference clock (i.e. multiple frequency of FLLREFCLK/n). FLL can accept different reference sources selectable by SELREF bits (UCSCTL3). The reference sources can be XT1CLK, REFOCLK or XT2CLK if available.
- The value of n can be defined in FLLREFDIV bits in UCSCTL3 register (n = 1, 2, 4, 8, 12 or 16). Default value is n=1.
- FLLD bits (in UCSCTL2 register) can be configured for FLL pre-scalar divider value D of 1, 2, 4, 8, 16 or 32. The default of D = 2 and MCLK and SMCLK are sourced from DCOCLKDIV thus providing clock frequency of DCOCLK/2.
- The divider (N+1) and divider D define DCOCLK and DCOCLKDIV frequencies. Value N+1 can be set from FLLN bits (in UCSCTL2 register) where N>0. Setting FLLN to 0 will cause FLLN to be 1 to prevent unintentional write.
- The final frequency of DCOCLK and DCOCLKDIV are as follows

$$f_{DCOCLK} = D \times (N + 1) \times (f_{FLLREFCLK} \div n)$$
  
 $f_{DCOCLKDIV} = (N + 1) \times (f_{FLLREFCLK} \div n)$ 

Figure 2 Formula to compute DCOCLK and DCOCLKDIV frequencies

#### Frequency Locked Loop (FLL):

- The FLL continuously counts up or down a frequency integrator.
- The count is adjusted +1 with the frequency f<sub>FLLREFCLK</sub>/n (n=1, 2, 4, 8, 12 or 16) or -1 with the frequency f<sub>DCOCLK</sub>/[D\*(N+1)]
- Five of the integrator bits (UCSCTL0bits 12 to 8) set the DCO frequency tap. Thirty-two taps are implemented for the DCO, and each is approximately8% higher than the

previous. The modulator mixes two adjacent DCO frequencies to produce fractional taps. For a given DCO bias range setting, time must be allowed for DCO to settle on the proper tap operation.  $(n*32)f_{FLLREFCLK}$  cycles are required between taps requiring worst case of  $(n*32*32)f_{FLLREFCLK}$  cycles for DCO to settle.

## 1.2 Changing Processor Clocks: Examples

The following examples illustrate (Code 1, Code 2, and Code 3) how you can change the processor clock frequency by modifying individual bits in the control registers. Please note that these examples only change the clocks and make them visible on external ports (some digital I/O ports have a special function to pass the clocks to the output, so we can observe them from the outside by connecting to oscilloscope). For learning how internal digitally controlled oscillator works read the corresponding user manual.

```
1
                                   *****************
 2
 3
          Description: MSP430F5529 Demo - FLL, Runs Internal DCO at 2.45MHz
 4
                       This program demonstrates setting the internal DCO to run at
 5
                       2.45MHz.
 6
          Clocks:
                       ACLK = 32768Hz,
 7
                       MCLK = SMCLK = DCO = (74+1) \times ACLK = 2457600Hz
 8
 9
                        MSP430F5529
10
11
                                  XIN -
12
                                       32kHz
13
                   RST
                                 XOUT | -
14
15
                                 P7.7 \longrightarrow MCLK = 2.45MHz
16
17
                                 P2.2 | --> SMCLK = 2.45MHz
18
                                 P1.0|--> ACLK = 32kHz
19
20
21
                      Aleksandar Milenkovic, milenkovic@computer.og
          Author:
22
          Date:
                      September 2010
23
         Modified:
                      Prawar Poudel, August 2020
24
25
      #include <msp430.h>
26
27
      void main(void)
28
29
        WDTCTL = WDTPW + WDTHOLD;
                                                  // Stop watchdog timer
30
        P1DIR |= BIT0;
                                                  // ACLK set out to pins
31
        P1SEL |= BIT0;
32
        P2DIR |= BIT2;
                                                  // SMCLK set out to pins
33
        P2SEL |= BIT2;
34
                                                  // MCLK set out to pins
        P7DIR |= BIT7;
35
        P7SEL |= BIT7;
36
37
        UCSCTL3 = SELREF 2;
                                                  // Set DCO FLL reference = REFO
38
        UCSCTL4 |= SELA_2;
                                                  // Set ACLK = REFO
```

```
39
        UCSCTL0 = 0x0000;
                                                  // Set lowest possible DCOx, MODx
40
41
        // Loop until XT1,XT2 & DCO stabilizes - In this case only DCO has to stabilize
42
        do
43
        {
44
          UCSCTL7 &= ~(XT20FFG + XT1LF0FFG + DC0FFG);
45
                                                  // Clear XT2,XT1,DCO fault flags
46
          SFRIFG1 &= ~OFIFG;
                                                  // Clear fault flags
47
        } while (SFRIFG1&OFIFG);
                                                  // Test oscillator fault flag
48
49
         _bis_SR_register(SCG0);
                                                  // Disable the FLL control loop
50
        UCSCTL1 = DCORSEL 4;
                                                  // Select DCO range for operation
51
        UCSCTL2 |= 74;
                                                  // Set DCO Multiplier for 2.45MHz
52
                                                  // (N + 1) * FLLRef = Fdco
53
                                                  // (74 + 1) * 32768 = 2.45MHz
54
        __bic_SR_register(SCG0);
                                                  // Enable the FLL control loop
55
56
        // Worst-case settling time for the DCO when the DCO range bits have been
57
        // changed is n x 32 x 32 x f_MCLK / f_FLL_reference. See UCS chapter in 5xx
58
        // UG for optimization.
59
        // 32 x 32 x 2.45 MHz / 32,768 Hz = 76600 = MCLK cycles for DCO to settle
60
        __delay_cycles(76000);
61
62
        while(1);
63
      }
```

Code 1. Changing DCO to Run at 2.45 MHz using UCS Module (Lab6\_D6.c)

```
1
 2
          File:
                        Lab6 D7.c
 3
          Description: MSP430F5529 Demo - FLL, Runs Internal DCO at 8MHz
 4
                        This program demonstrates setting the internal DCO to run at
 5
                        8MHz.
 6
                        ACLK = 32768Hz,
          Clocks:
 7
                        MCLK = SMCLK = DCO = (121+1) \times 2 \times ACLK = 7995392Hz
 8
 9
                         MSP430F5529
10
11
                /|\|
                                   XIN -
12
                                       32kHz
                 13
                  -- RST
                                  XOUT | -
14
15
                                  P7.7 \mid --> MCLK = 8MHz
16
17
                                  P2.2|--> SMCLK = 8MHz
18
                                  P1.0|--> ACLK = 32kHz
19
20
21
                       Aleksandar Milenkovic, milenkovic@computer.og
          Author:
22
                       September 2010
          Date:
23
                       Prawar Poudel
          Modified:
24
                       August 2020
          Date:
```

```
25
26
27
      #include <msp430.h>
28
29
      void main(void)
30
31
         WDTCTL = WDTPW + WDTHOLD;
                                              // Stop watchdog timer
32
33
         P1DIR |= BIT0;
                                              // ACLK set out to pins
34
         P1SEL |= BIT0;
35
         P2DIR |= BIT2;
                                              // SMCLK set out to pins
36
         P2SEL |= BIT2;
37
         P7DIR |= BIT7;
                                              // MCLK set out to pins
38
         P7SEL |= BIT7;
39
40
         UCSCTL3 = SELREF 2;
                                              // Set DCO FLL reference = REFO
41
         UCSCTL4 |= SELA_2;
                                              // Set ACLK = REFO
42
         UCSCTL0 = 0 \times 0000;
                                              // Set lowest possible DCOx, MODx
43
44
         // Loop until XT1,XT2 & DCO stabilizes - In this case only DCO has to stabilize
45
         do
46
         {
47
           UCSCTL7 &= ~(XT20FFG + XT1LF0FFG + DC0FFG);
48
                                                   // Clear XT2,XT1,DCO fault flags
49
           SFRIFG1 &= ~OFIFG;
                                                    // Clear fault flags
50
         } while (SFRIFG1&OFIFG);
                                                    // Test oscillator fault flag
51
52
          _bis_SR_register(SCG0);
                                                    // Disable the FLL control loop
53
         UCSCTL1 = DCORSEL_5;
                                                   // Select DCO range 8MHz operation
54
         UCSCTL2 |= 249;
                                                    // Set DCO Multiplier for 8MHz
55
                                                    // (N + 1) * FLLRef = Fdco
56
                                                   // (249 + 1) * 32768 = 8MHz
57
                                                    // Enable the FLL control loop
         __bic_SR_register(SCG0);
58
59
         // Worst-case settling time for the DCO when the DCO range bits have been
60
         // changed is n x 32 x 32 x f_MCLK / f_FLL_reference. See UCS chapter in 5xx
61
         // UG for optimization.
62
         // 32 x 32 x 8 MHz / 32,768 Hz = 250000 = MCLK cycles for DCO to settle
63
         __delay_cycles(250000);
64
         while(1);
                                         // Loop in place
65
      }
```

Code 2. Changing DCO to Run at 8 MHz using UCS Module (Lab6 D7.c)

```
1
 2
          File:
                        Lab6 D8.c
 3
          Description: MSP430F5529 Demo - FLL, Runs Internal DCO at 1MHz
 4
                        This program demonstrates setting the internal DCO to run at
 5
                        8MHz when SW1 is pressed.
 6
 7
                        A LED will keep blinking at 1Hz (0.5s ON and 0.5s OFF) at
 8
                        clock running at default frequency of 1Mhz. When SW1 is pressed,
 9
                        the frequency is changed to ~ 8 Mhz. When SW1 is pressed again,
10
                        the frequency is restored to 1Mhz.
11
12
          Clocks:
                        ACLK = 32768Hz,
13
                        MCLK = SMCLK = DCO = (249+1) \times ACLK = 8192000Hz
14
15
         Input:
                       SW1 (P2.1)
16
         Output:
                       LED2 (P4.7)
17
18
                         MSP430F5529
19
20
                 /|\|
                                    XIN -
21
                                       32kHz
22
                                   XOUT | -
                  -- RST
23
24
                                        --> MCLK = 1 or 8MHz
             SW1--> P2.1
25
             LED2<-- P4.7
26
                                   P2.2 \longrightarrow SMCLK = 1 \text{ or } 8MHz
27
                                   P1.0 \mid -- \rightarrow ACLK = 32kHz
28
29
30
          Modified:
                       Prawar Poudel
31
          Date:
                       August 2020
32
33
34
      // mandatory include statement
35
      #include <msp430.h>
36
37
      // this function configures the clock sources as follows
38
      // .. use internal REFOCLK for FLL reference clock (UCSCTL3 = SELREF_2)
39
      // .. ACLK is <u>sourced</u> with REFOCLK (UCSCTL4 |= SELA_2)
40
      // .. sets DCO tap to 0 (UCSCTL0 = 0)
41
      // .. sets the modulation bit counter value to 0 (UCSCTL0 = 0)
42
      void configure_clock_sources();
43
      // this function changes the frequency of clock to 8 MHZ
44
      inline void change_clock_freq_8Mhz();
45
      // this function changes the frequency of clock to 8 MHZ
46
      inline void change_clock_freq_1Mhz();
47
48
49
      char is8Mhz = 0;
50
51
      void main(void)
52
53
         WDTCTL = WDTPW + WDTHOLD;
                                              // Stop watchdog timer
54
55
         P1DIR |= BIT0;
                                                // ACLK set out to pins
56
         P1SEL |= BIT0;
```

```
57
 58
          P2DIR |= BIT2;
                                                // SMCLK set out to pins
 59
          P2SEL |= BIT2;
 60
 61
          P7DIR |= BIT7;
                                                 // MCLK set out to pins
 62
          P7SEL |= BIT7;
 63
 64
          _EINT();
                                                 // enable interrupts
 65
          P2DIR &= ~BIT1;
                                                 // set P2.1 as input (SW1)
 66
          P2REN |= BIT1;
                                                // enable pull-up resistor
 67
          P2OUT |= BIT1;
 68
          P2IE |= BIT1;
                                                // enable interrupt at P2.1
 69
          P2IES |= BIT1;
                                                 // enable hi->lo edge for interrupt
 70
          P2IFG &= ~BIT1;
                                                // clear any <a href="mailto:errornous">errornous</a> interrupt flag
 71
 72
          P4DIR |= BIT7;
                                                // set P4.7 as output (LED2)
 73
 74
          configure_clock_sources();
                                                // configure the clock sources
 75
 76
          while(1)
                                                 // Loop in place (infinite)
 77
          {
 78
              P40UT ^= BIT7;
                                                 // toggle LED2
 79
               _delay_cycles(500000);
                                                 // arbitrary delay of 500ms
 80
 81
       }
 82
 83
       // this ISR handles the SW1 key press
 84
       #pragma vector = PORT2_VECTOR
 85
       __interrupt void PORT2_ISR(void)
 86
 87
           // let us clear the flag
 88
           P2IFG &= ~BIT1;
 89
 90
           //debouncing section
 91
           __delay_cycles(25000);
 92
 93
           // if SW1 is not pressed, return
 94
           if((P2IN&BIT1)!=0x00)
 95
               return;
 96
 97
 98
           if(is8Mhz==0)
 99
100
               // if not at 8Mhz, let us change to 8Mhz
101
               change_clock_freq_8Mhz();
102
               is8Mhz = 1;
103
           }else
104
           {
105
               // if already in 8Mhz, let us take back to 1Mhz
106
               change_clock_freq_1Mhz();
107
               is8Mhz = 0;
108
           }
109
       }
110
111
       // this function changes the frequency of clock to 8 MHZ
```

```
112
       void change_clock_freq_8Mhz()
113
114
                                                     // Disable the FLL control loop
            bis SR register(SCG0);
115
           UCSCTL1 = DCORSEL_5;
                                                     // Select DCO range 8MHz operation
116
           UCSCTL2 = 249;
                                                     // Set DCO Multiplier for 8MHz
117
                                                     // (N + 1) * FLLRef = Fdco
118
                                                     // (249 + 1) * 32768 = 8MHz
119
           __bic_SR_register(SCG0);
                                                     // Enable the FLL control loop
120
121
           // Worst-case settling time for the DCO when the DCO range bits have been
122
           // changed is n x 32 x 32 x f_MCLK / f_FLL_reference. See UCS chapter in 5xx
123
           // UG for optimization.
124
           // 32 x 32 x 8 MHz / 32,768 Hz = 250000 = MCLK cycles for DCO to settle
125
           __delay_cycles(250000);
126
       }
127
128
       // this function changes the frequency of clock to 1 MHZ
129
       void change_clock_freq_1Mhz()
130
131
           __bis_SR_register(SCG0);
                                                     // Disable the FLL control loop
132
                                                     // Select DCO range 1MHz operation
           UCSCTL1 = DCORSEL_3;
133
           UCSCTL2 = 32;
                                                     // Set DCO Multiplier for 1MHz
134
                                                     // (N + 1) * FLLRef = Fdco
135
                                                     // (32 + 1) * 32768 = 1MHz
136
           bic SR register(SCG0);
                                                     // Enable the FLL control loop
137
138
           // Worst-case settling time for the DCO when the DCO range bits have been
139
           // changed is n x 32 x 32 x f_MCLK / f_FLL_reference. See UCS chapter in 5xx
140
           // UG for optimization.
141
           // 32 x 32 x 1 MHz / 32,768 Hz = 33792 = MCLK cycles for DCO to settle
142
           __delay_cycles(33792);
143
144
145
146
       // this function configures the clock sources as follows
147
       // .. use internal REFOCLK for FLL reference clock (UCSCTL3 = SELREF_2)
148
       // .. ACLK is <u>sourced</u> with REFOCLK (UCSCTL4 |= SELA_2)
149
       // .. sets DCO tap to 0 (UCSCTL0 = 0)
150
       // .. sets the modulation bit counter value to 0 (UCSCTL0 = 0)
151
       void configure_clock_sources()
152
153
           UCSCTL3 = SELREF_2;
                                                // Set DCO FLL reference = REFO
154
           UCSCTL4 |= SELA_2;
                                                // Set ACLK = REFO
155
           UCSCTL0 = 0x0000;
                                                // Set lowest possible DCOx, MODx
156
157
           // Loop until XT1,XT2 & DCO stabilizes - In this case only DCO has to stabilize
158
           do
159
           {
160
           UCSCTL7 &= ~(XT20FFG + XT1LF0FFG + DC0FFG); // Clear XT2,XT1,DC0 fault flags
161
           SFRIFG1 &= ~OFIFG;
                                                         // Clear fault flags
162
           } while (SFRIFG1&OFIFG);
                                                         // Test oscillator fault flag
163
       }
```

Code 3. Changing Clock Frequency to Observe Change in LED Blinking