

# **Lab Assignment 5**

Due: 30 Oct 2020

By: Alex Oswald  
EECE 2323

## Introduction

During this lab experiment, a new type of storage, *Data Memory*, is to be added to the datapath. Data memory is typically slower but larger than registers. It is accessed with load and store instructions. The goal of this experiment is to properly design and connect data memory into the partially assembled central processing unit.

## Verilog Code for pdatapath\_top\_lab5.v:

```

1. `timescale 1ns / 1ps
2.
3. module pdatapath_top(
4.     input wire clk,
5.     input wire rst_general
6. );
7.
8. wire [7:0] alu_1st_input, alu_2nd_input, alu_2nd_input_vio;
9. wire [7:0] alu_output;
10. wire [2:0] ALUOp;
11. wire alu_ovf_flag;
12. wire alu_take_branch_output;
13.
14. wire RegWrite;//Write enable
15. wire RegRead;//Read enable
16. wire [1:0] regfile_read_address1;//source register1 address
17. wire [1:0] regfile_read_address2;//source register2 address
18. wire [1:0] regfile_write_address;//destination register address
19. wire [8:0] regfile_write_data;//result data
20. wire [8:0] read_data1;//source register1 data
21. wire [8:0] read_data2;//source register2 data
22.
23. wire ALUSrc1, ALUSrc2;
24. wire [8:0] alu_result;
25. wire [8:0] zero_register;
26.
27. wire MemtoReg;
28. wire MemWrite;
29.
30. wire [8:0] data_mem_out;
31.
32. assign zero_register = 8'b0;//ZERO constant
33. /* Instantiate the reg-file, MUXes, ALU that you have created here */
34. assign alu_result = {alu_ovf_flag, alu_output}; // 9 bits (concatenated)
35. assign regfile_write_data = MemtoReg ? data_mem_out : alu_result; // 9 bits
36.
37. alu_regfile ALU_RegFile (
38.     .ReadData1(read_data1),
39.     .ReadData2(read_data2),
40.     .ALUSrc1(ALUSrc1),
41.     .ALUSrc2(ALUSrc2),
42.     .ALUOp(ALUOp),
43.     .Instr_i(alu_2nd_input_vio),
44.     .zero_register(zero_register),
45.
46.     .rst(rst_general),
47.     .clk(clk),
48.     .wr_en(RegWrite),
49.     .rd0_addr(regfile_read_address1),
50.     .rd1_addr(regfile_read_address2),

```

```

51.         .wr_addr(regfile_write_address),
52.         .wr_data(regfile_write_data),
53.
54.         .input_1(alu_1st_input),
55.         .input_2(alu_2nd_input),
56.         .result(alu_result),
57.         .ovf(alu_ovf_flag),
58.         .take_branch(alu_take_branch_output)
59.     );
60.
61.     /* Instantiate the VIO that you have created here,
62.     make sure the number of probes and their width are correctly configured */
63.     vio_0 vio (
64.         .clk(clk),                // input wire clk
65.
66.         .probe_in0(regfile_write_data),    // [8:0] WriteData
67.         .probe_in1(read_data1),           // [7:0] ReadData1
68.         .probe_in2(read_data2),           // [7:0] ReadData2
69.         .probe_in3(alu_1st_input),        // [7:0] input1
70.         .probe_in4(alu_2nd_input),        // [7:0] input2
71.         .probe_in5(alu_take_branch_output), // [0:0] take_branch
72.         .probe_in6(alu_ovf_flag),         // [0:0] alu_ovf
73.         .probe_in7(alu_output),           // [7:0] alu_out
74.         .probe_in8(data_mem_out),         // [8:0] DataMemOut
75.
76.         .probe_out0(RegWrite),             // [0:0] RegWrite
77.         .probe_out1(alu_2nd_input_vio),    // [7:0] Instr_i
78.         .probe_out2(ALUSrc1),              // [0:0] ALUSrc1
79.         .probe_out3(ALUSrc2),              // [0:0] ALUSrc2
80.         .probe_out4(ALUOp),                // [2:0] ALUOp
81.         .probe_out5(MemWrite),             // [0:0] MemWrite
82.         .probe_out6(MemtoReg),             // [0:0] MemToReg
83.         .probe_out7(regfile_read_address1), // [1:0] ReadAddr1
84.         .probe_out8(regfile_read_address2), // [1:0] ReadAddr2
85.         .probe_out9(regfile_write_address) // [1:0] WriteAddr
86.     );
87.
88.     /* Instantiate the data memory that you have created here*/
89.     // NOT USING RAM IP--MY OWN FILE
90.     data_memory datamem (
91.         .rst(rst_general),
92.         .clk(clk),
93.         .write_enable(MemWrite),
94.         .addr(alu_output), // ALU_RESULT or ALU_OUTPUT ??
95.         .write_data(read_data2),
96.         .read_data(data_mem_out)
97.     );
98.
99. endmodule

```

### Verilog Code for data\_memory.v:

```

1. `timescale 1ns / 1ps
2.
3. module data_memory(
4.     //inputs
5.     input rst, // rst=reset OR clr=clear
6.     input clk,
7.     input write_enable,
8.     input [7:0] addr,

```

```
9.     input [8:0] write_data,
10.    output reg [8:0] read_data);
11.
12.    reg [8:0] MEM[7:0];
13.    integer i;
14.
15.    always@(addr)
16.    begin
17.        if(rst)
18.            for (i=0; i<128; i=i+1)
19.                MEM [i] = 0;
20.        else if(write_enable)
21.            MEM[addr] = write_data;
22.        else
23.            read_data <= MEM[addr];
24.    end
25.
26. endmodule
```

### VIO Output Visualization:

Evidence is located in attached **lab5-test.mp4** file. The following sequence was followed.

1. Write 8'd18 to Reg 1 and then save to memory at address 8'd0.
2. Compute  $18 \ggg 1$  and save to Reg 2.
3. Save 8'd5 to Reg 3.
4. Compute  $\text{Reg 2} + \text{Reg 3} = \text{Reg 0}$  (saving to Reg 0).
5. Store Reg 0 to memory at address 8'h0E.
6. Read address 8'd0 from memory (18).

### Conclusion

During this lab assignment, the concept of data memory was successfully explored by way of designing a memory bank and successfully implementing it into our data path. Memory banks act by design similarly to how registers do, but they have significantly more depth. The data memory was designed in Verilog rather than using the IP Source single-port RAM option provided by Xilinx in order to allow for the capabilities of a reset button. To extend academic inquiry, one might examine how to add instruction decoding to the datapath.