# Lab Assignment 5 Due: 30 Oct 2020

By: Alex Oswald EECE 2323

#### Introduction

During this lab experiment, a new type of storage, *Data Memory*, is to be added to the datapath. Data memory is typically slower but larger than registers. It is accessed with load and store instructions. The goal of this experiment is to properly design and connect data memory into the partially assembled central processing unit.

### Verilog Code for pdatapath\_top\_lab5.v:

```
1. `timescale 1ns / 1ps
2.
3. module pdatapath_top(
4.
            input wire clk,
5.
            input wire rst_general
6.
7.
8.
       wire [7:0] alu_1st_input, alu_2nd_input, alu_2nd_input_vio;
9.
       wire [7:0] alu output;
10.
       wire [2:0] ALUOp;
                   alu ovf flag;
11.
       wire
12.
       wire
                   alu take branch output;
13.
14.
       wire RegWrite;//Write enable
15.
       wire RegRead;//Read enable
16.
       wire [1:0] regfile_read_address1;//source register1 address
       wire [1:0] regfile_read_address2;//source register2 address
17.
18.
       wire [1:0] regfile_write_address;//destination register address
19.
       wire [8:0] regfile_write_data;//result data
20.
       wire [8:0] read_data1;//source register1 data
       wire [8:0] read_data2;//source register2 data
21.
22.
23.
       wire ALUSrc1, ALUSrc2;
24.
       wire [8:0] alu_result;
25.
       wire [8:0] zero_register;
26.
       wire MemtoReg;
27.
28.
       wire MemWrite;
29.
30.
       wire [8:0] data_mem_out;
31.
       assign zero_register = 8'b0;//ZERO constant
32.
33.
        /* Instantiate the reg-file, MUXes, ALU that you have created here */
       assign alu_result = {alu_ovf_flag, alu_output}; // 9 bits (concatenated)
34.
35.
       assign regfile_write_data = MemtoReg ? data_mem_out : alu_result; // 9 bits
36.
37.
       alu_regfile ALU_RegFile (
38.
            .ReadData1(read_data1),
39.
            .ReadData2(read_data2),
40.
            .ALUsrc1(ALUSrc1),
41.
            .ALUsrc2(ALUSrc2),
42.
            .ALUop(ALUOp),
            .Instr_i(alu_2nd_input_vio),
43.
44.
            .zero_register(zero_register),
45.
46.
            .rst(rst_general),
47.
            .clk(clk),
48.
            .wr en(RegWrite),
49.
            .rd0 addr(regfile read address1),
50.
            .rd1 addr(regfile read address2),
```

```
51.
           .wr_addr(regfile_write_address),
           .wr_data(regfile_write_data),
52.
53.
54.
           .input 1(alu 1st input),
55.
           .input_2(alu_2nd_input),
56.
           .result(alu_result),
57.
           .ovf(alu ovf flag),
58.
           .take branch(alu take branch output)
59.
           );
60.
61.
       /* Instantiate the VIO that you have created here,
       make sure the number of probes and their width are correctly configured */
62.
63.
       vio 0 vio (
64.
           .clk(clk),
                        // input wire clk
65.
66.
           // [7:0] ReadData1
67.
           .probe in1(read data1),
                                             // [7:0] ReadData2
68.
           .probe in2(read data2),
           .probe_in3(alu_1st_input),
69.
                                             // [7:0] input1
                                             // [7:0] input2
70.
           .probe in4(alu_2nd_input),
           .probe_in5(alu_take_branch_output), //
71.
                                                [0:0] take branch
72.
           // [7:0] alu out
73.
           .probe_in7(alu_output),
74.
           .probe in8(data mem out),
                                             // [8:0] DataMemOut
75.
76.
           .probe out0(RegWrite),
                                             // [0:0] RegWrite
77.
           .probe_out1(alu_2nd_input_vio),
                                             // [7:0] Instr i
78.
           .probe out2(ALUSrc1),
                                             // [0:0] ALUSrc1
                                             // [0:0] ALUSrc2
79.
           .probe out3(ALUSrc2),
80.
           .probe out4(ALUOp),
                                             // [2:0] ALUOp
           .probe out5(MemWrite),
81.
                                             // [0:0] MemWrite
           .probe out6(MemtoReg),
                                             // [0:0] MemToReg
82.
           .probe out7(regfile_read_address1), //
83.
                                                [1:0] ReadAddr1
84.
           .probe_out8(regfile_read_address2), // [1:0] ReadAddr2
85.
           .probe out9(regfile write address) // [1:0] WriteAddr
86.
           );
87.
88.
       /* Instantiate the data memory that you have created here*/
89.
       // NOT USING RAM IP--MY OWN FILE
90.
       data memory datamem (
           .rst(rst general),
91.
92.
           .clk(clk),
           .write enable(MemWrite),
93.
94.
           .addr(alu output), // ALU RESULT or ALU OUTPUT ??
95.
           .write data(read data2),
96.
           .read data(data mem out)
97.
           );
98.
99. endmodule
```

### Verilog Code for data\_memory.v:

```
    interval to 1 to 1 to 1 to 2.
    module data_memory(
    //inputs
    input rst, // rst=reset OR clr=clear
    input clk,
    input write_enable,
    input [7:0] addr,
```

```
9.
        input [8:0] write_data,
10.
        output reg [8:0] read_data);
11.
12.
        reg [8:0] MEM[7:0];
13.
        integer i;
14.
        always@(addr)
15.
16.
        begin
17.
            if(rst)
18.
                 for (i=0; i<128; i=i+1)</pre>
19.
                     MEM [i] = 0;
20.
            else if(write_enable)
21.
                 MEM[addr] = write_data;
22.
            else
23.
                 read_data <= MEM[addr];</pre>
24.
        end
25.
26. endmodule
```

## **VIO Output Visualization:**

Evidence is located in attached lab5-test.mp4 file. The following sequence was followed.

- 1. Write 8'd18 to Reg 1 and then save to memory at address 8'd0.
- 2. Compute  $18 \gg 1$  and save to Reg 2.
- 3. Save 8'd5 to Reg 3.
- 4. Compute Reg 2 + Reg 3 = Reg 0 (saving to Reg 0).
- 5. Store Reg 0 to memory at address 8'h0E.
- 6. Read address 8'd0 from memory (18).

#### Conclusion

During this lab assignment, the concept of data memory was successfully explored by way of designing a memory bank and successfully implementing it into our data path. Memory banks act by design similarly to how registers do, but they have significantly more depth. The data memory was designed in Verilog rather than using the IP Source single-port RAM option provided by Xilinx in order to allow for the capabilities of a reset button. To extend academic inquiry, one might examine how to add instruction decoding to the datapath.