# **Lab Assignment 6**Due: 10 Nov 2020

By: Alex Oswald EECE 2323

### Verilog Code for pdatapath top lab5.v:

```
1. `timescale 1ns / 1ps
3. // Company:
4. // Engineer: Majid Sabbagh (sabbagh.m@husky.neu.edu)
5. //
6. // Create Date: 08/17/2014 02:18:36 PM

    // Design Name:
    // Module Name: eightbit_alu_top

9. // Project Name:
10. // Target Devices:
11. // Tool Versions:
12. // Description:
13. //
14. // Dependencies:
15. //
16. // Revision:
17. // Revision 0.01 - File Created
18. // Additional Comments:
19. //
21. module pdatapath top(
          input wire clk,
          input wire top_pb_clk,
23.
24.
          input wire rst_general,
25.
          output [7:0] led
26.
27.
28.
       wire [7:0] alu_1st_input, alu_2nd_input;
29.
       wire [7:0] alu_output;
30.
       wire [2:0] ALUOp;
31.
       wire
                 alu ovf flag;
                 alu take branch output;
32.
       wire
33.
34.
       wire [15:0] instruction;
35.
       //insturction fields
36.
       wire [3:0] opcode;
37.
       wire [1:0] rs addr;
38.
       wire [1:0] rt addr;
39.
       wire [1:0] rd_addr;
40.
       wire [7:0] immediate;
41.
       //control signals
42.
      wire RegDst;
43.
       wire RegWrite;
44.
      wire ALUSrc1;
45.
       wire ALUSrc2;
46.
      wire MemWrite;
47.
       wire MemToReg;
48.
49.
       wire [1:0] regfile write address;//destination register address
50.
       wire [8:0] regfile write data;//result data
51.
       wire [8:0] read data1;//source register1 data
52.
       wire [8:0] read_data2;//source register2 data
53.
54.
       wire [8:0] alu result;
55.
       wire [8:0] zero register;
56.
       wire [8:0] data mem out;
57.
58.
       wire pb clk debounced;
```

```
59.
60.
        assign alu_result = {alu_ovf_flag, alu_output};
61.
62.
        assign led = alu_result;
63.
        debounce debounce clk(
64.
            .clk in(clk),
65.
            .rst_in(rst_general),
66.
            .sig_in(top_pb_clk),
            .sig debounced out(pb clk debounced)
67.
68.
        );
69.
70.
71.
        //Instantiate Your instruction decoder here
72.
        decoder decode (
73.
            .instruction(instruction),
            .opcode(opcode),
74.
75.
            .rs addr(rs addr),
76.
            .rt addr(rt addr),
77.
            .rd addr(rd addr),
78.
            .immediate(immediate),
            .RegDst(RegDst),
79.
80.
            .RegWrite(RegWrite),
81.
            .ALUSrc1(ALUSrc1),
82.
            .ALUSrc2(ALUSrc2),
83.
            .ALUOp(ALUOp),
84.
            .MemWrite(MemWrite),
85.
            .MemToReg(MemToReg)
86.
            );
87.
88.
89.
        //Instantiate Your alu-regfile here
90.
        alu regfile ALU RegFile (
            .ReadData1(read data1),
91.
92.
            .ReadData2(read data2),
            .ALUsrc1(ALUSrc1),
93.
94.
            .ALUsrc2(ALUSrc2),
95.
            .ALUop(ALUOp),
96.
            .Instr i(immediate),
97.
            .zero_register(zero_register),
98.
99.
            .rst(rst general),
100.
                    .clk(pb clk debounced),
                    .wr en(RegWrite),
101.
102.
                    .rd0 addr(rs addr),
103.
                    .rd1 addr(rt addr),
                    .wr addr(regfile write address),
104.
105.
                    .wr data(regfile write data),
106.
107.
                    .input 1(alu 1st input),
108.
                    .input 2(alu 2nd input),
109.
                    .result(alu result),
110.
                    .ovf(alu ovf flag),
111.
                    .take branch(alu take branch output)
112.
                    );
113.
114.
               //Instantiate Your data memory here
115.
                data memory datamem (
116.
                    .rst(rst general),
117.
                    .clk(pb clk debounced),
118.
                    .write enable(MemWrite),
                    .addr(alu output), // ALU RESULT or ALU OUTPUT ??
119.
```

```
120.
                    .write_data(read_data2),
121.
                    .read_data(data_mem_out)
122.
                   );
123.
124.
               //Mux for regfile_write_data (MemToReg)
125.
               assign regfile write data = MemToReg ? data mem out : alu result;
126.
127.
               //Mux for regfile write address (RegDst)
128.
               assign regfile write address = RegDst ? rt addr : rd addr;
129.
               //Instantiate Your VIO core here
130.
131.
               vio_0 vio (
                                                         //inputwireclk
132.
                    .clk(clk),
133.
134.
                    .probe_in0(regfile_write_data),
                                                         //[8:0]WriteData
                    .probe in1(read data1),
135.
                                                         //[7:0]ReadData1
136.
                    .probe in2(read data2),
                                                         //[7:0]ReadData2
137.
                    .probe in3(alu 1st input),
                                                         //[7:0]input1
138.
                    .probe in4(alu 2nd input),
                                                         //[7:0]input2
139.
                    .probe_in5(alu_take_branch_output), //[0:0]take_branch
140.
                    .probe in6(alu ovf flag),
                                                        //[0:0]alu ovf
                                                         //[3:0]opcode
141.
                    .probe in7(opcode),
142.
                    .probe_in8(alu_output),
                                                        //[7:0]alu_out
143.
                    .probe in9(data mem out),
                                                         //[8:0]DataMemOut
144.
145.
                    .probe out0(instruction)
                                                         //[15:0]instruction
146.
147.
148.
           endmodule
```

#### Verilog Code for decoder.v:

```
    module decoder(

2.
       input [15:0] instruction,
3.
        output [3:0] opcode,
4.
       output [1:0] rs_addr,
5.
        output [1:0] rt_addr,
6.
       output [1:0] rd_addr,
7.
        output [7:0] immediate,
8.
       output reg RegDst,
        output reg RegWrite,
9.
10.
       output reg ALUSrc1,
11.
        output reg ALUSrc2,
12.
       output reg [2:0] ALUOp,
13.
        output reg MemWrite,
14.
       output reg MemToReg);
15.
16.
17.
        assign opcode = instruction[15:12];
18.
       assign rs_addr = instruction[11:10];
19.
        assign rt_addr = instruction[9:8];
20.
        assign rd addr = instruction[7:6];
21.
        assign immediate = instruction[7:0];
22.
23.
24.
        always @(opcode)
25.
        begin
26.
           case(opcode)
                4'b0000: begin
27.
                                    // LW
```

```
28. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b1; ALUOp <= 3'b000; MemWrite <= 1'b0; MemToReg <= 1'b1;
29. end
         4'b0001: begin // SW
30.
31. RegDst <= 1'b0; RegWrite <= 1'b0; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b000; MemWrite <= 1'b1; MemToReg <= 1'b0;
32. end
33. 4'b0010: begin // ADD
34. RegDst <= 1'b1; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b000; MemWrite <= 1'b0; MemToReg <= 1'b0;
      4'b0011: begin // ADDI
36.
37. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b1; ALUOp <= 3'b000; MemWrite <= 1'b0; MemToReg <= 1'b0;
38. end
39. 4'b0100: begin // INV
40. RegDst <= 1'b1; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b001; MemWrite <= 1'b0; MemToReg <= 1'b0;
         4'b0101: begin // AND
42.
43. RegDst <= 1'b1; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b010; MemWrite <= 1'b0; MemToReg <= 1'b0;
44. end
45. 4'b0110: begin // ANDI
46. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b1; ALUOp <= 3'b010; MemWrite <= 1'b0; MemToReg <= 1'b0;
47. end
48. 4'b0111: begin // OR
49. RegDst <= 1'b1; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b011; MemWrite <= 1'b0; MemToReg <= 1'b0;
50. end
51. 4'b1000: begin // ORI
52. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b1; ALUOp <= 3'b011; MemWrite <= 1'b0; MemToReg <= 1'b0;
         4'b1001: begin // SRA
55. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b100; MemWrite <= 1'b0; MemToReg <= 1'b0;
56. end
57. 4'b1010: begin // SLL
58. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b101; MemWrite <= 1'b0; MemToReg <= 1'b0;
          4'b1011: begin // BEO
                 RegDst <= 1'b0; RegWrite <= 1'b0; ALUSrc1 <= 1'b0; ALUSrc2 <= 1</pre>
'b0; ALUOp <= 3'b110; MemWrite <= 1'b0; MemToReg <= 1'b0;
63. 4'b1100: begin // BNE
64. RegDst <= 1'b0; RegWrite <= 1'b0; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b0; ALUOp <= 3'b111; MemWrite <= 1'b0; MemToReg <= 1'b0;
         4'b1101: begin // CLR
                 RegDst <= 1'b1; RegWrite <= 1'b1; ALUSrc1 <= 1'b1; ALUSrc2 <= 1</pre>
'b0; ALUOp <= 3'b010; MemWrite <= 1'b0; MemToReg <= 1'b0;
68. end
69. default: begin // just do adding i guess
70. RegDst <= 1'b0; RegWrite <= 1'b1; ALUSrc1 <= 1'b0; ALUSrc2 <= 1
'b1; ALUOp <= 3'b000; MemWrite <= 1'b0; MemToReg <= 1'b1;
```


```
74.
75. endmodule
```

## Verilog Code for decoder tb.v:

```
    module decoder_tb();

2.
3.
        // inputs
4.
        reg [15:0] instruction;
5.
        // outputs
6.
        wire [3:0] opcode;
7.
        wire [1:0] rs addr, rt addr, rd addr;
       wire [7:0] immediate;
8.
9.
        wire [2:0] ALUOp;
10.
       wire RegDst, RegWrite, ALUSrc1, ALUSrc2, MemWrite, MemToReg;
11.
12.
13.
        decoder uut (
14.
            .instruction(instruction),
15.
            .opcode(opcode),
16.
            .rs_addr(rs_addr),
17.
            .rt addr(rt addr),
18.
            .rd addr(rd addr),
19.
            .immediate(immediate),
20.
            .RegDst(RegDst),
21.
            .RegWrite(RegWrite),
22.
            .ALUSrc1(ALUSrc1),
23.
            .ALUSrc2(ALUSrc2),
24.
            .ALUOp(ALUOp),
25.
            .MemWrite(MemWrite),
26.
            .MemToReg(MemToReg));
27.
28.
29.
        initial
30.
        begin
31.
            instruction = 16'b0000_01_10_00_010000;#10; // load reg[1] <= mem[2+0x10]
            instruction = 16'b0001_01_10_00_010001;#10; // store mem[2+0x11] <= reg[1]
32.
            instruction = 16'b0010_00_01_10_000000;#10; // add reg[2] <= reg[0] + reg[1]
33.
            instruction = 16'b0011_00_11_01_000000;#10; // addi reg[3] <= reg[0] + 0x40
34.
            instruction = 16'b0100_00_01_10_000000;#10; // inv reg[2] <= ~reg[1]</pre>
35.
36.
            instruction = 16'b0101_00_01_10_000000;#10; // and reg[2] <= reg[0] & reg[1]
37.
            instruction = 16'b0110 01 11 00 001111;#10; // andi reg[3] <= reg[1] & 0xF
38.
            instruction = 16'b0111_00_01_10_000000;#10; // or reg[2] <= reg[0] | reg[1]
            instruction = 16'b1000 01 11 11 110000;#10; // ori reg[3] <= reg[1] | 0xF0
39.
            instruction = 16'b1001 01 11 00 000011;#10; // sra reg[3] <= reg[1] << 0x3;
40.
            instruction = 16'b1010 01 11_00_000001;#10; // sll reg[3] <= reg[1] >>> 0x1;
41.
42.
            instruction = 16'b1011 00 10 01 000000; #10; // beq pc+0x40 <= reg[0] == reg[2]
            instruction = 16'b1100 00 10 01 000000;#10; // bne pc-
   0xC0 <= reg[0] != reg[2]
            instruction = 16'b1101 00 11 00 000000;#10; // clr reg[3] <= 0
44.
45.
            $finish:
46.
            $monitor("%d instruction=%h opcode=%b immediate=%h rs addr=%h rt addr=%h rd add
   r=%h | RegWrite=%d RegDst=%d ALUSrc1=%d ALUSrc2=%d ALUOp=%d MemWrite=%d MemToReg=%d",
                $time, instruction, opcode, immediate, rs addr, rt addr, rd addr, RegWrite,
    RegDst, ALUSrc1, ALUSrc2, ALUOp, MemWrite, MemToReg);
48.
50. endmodule
```

#### **Testbench results:**



# **VIO Output Visualization:**

Evidence is located in attached lab6-test.mp4 file. The following sequence was followed. The BTN1 was pressed between each instruction to trigger storing the resultant in either data memory of the register while BTN0 was pressed after step 5 to reset the board.

1. inv \$1 \$1 (0x4140) 2. sll \$1, \$1, 0x03 (0xa502) 3. sw \$1, 0xFF(\$3) (0x1dff) 4. addi \$2, \$3, 0xFF (0x3eff) 5. ori \$2, \$2, 0xF0 (0x8af0)