

# **Lab Assignment 7**

Due: 17 Nov 2020

By: Alex Oswald  
EECE 2323

**Verilog Code for pdatapath\_top\_lab7.v:**

```

1  `timescale 1ns / 1ps
2
3  module pdatapath_top(
4      input wire clk,
5      input wire rst_general,
6      input wire top_pb_clk,
7      output [7:0] led
8  );
9
10     wire pb_clk_debounced;
11
12     wire [7:0] alu_1st_input, alu_2nd_input;
13     wire [7:0] alu_output;
14     wire [2:0] ALUOp;
15     wire      alu_ovf_flag;
16     wire      alu_take_branch_output;
17
18     wire [15:0] instruction;
19     //instruction fields
20     wire [3:0] opcode;
21     wire [1:0] rs_addr;
22     wire [1:0] rt_addr;
23     wire [1:0] rd_addr;
24     wire [7:0] immediate;
25
26     //control signals
27     wire RegDst;
28     wire RegWrite;
29     wire ALUSrc1;
30     wire ALUSrc2;
31     wire MemWrite;
32     wire MemToReg;
33
34     wire [1:0] regfile_write_address; //destination register address
35     wire [8:0] regfile_write_data; //result data
36     wire [8:0] read_data1; //source register1 data
37     wire [8:0] read_data2; //source register2 data
38
39     wire [8:0] alu_result;
40     wire [7:0] zero_register;
41     wire [8:0] data_mem_out;
42
43     wire [7:0] pc;
44
45     debounce debounce_clk(
46         .clk_in(clk),
47         .rst_in(rst_general),
48         .sig_in(top_pb_clk),
49         .sig_debounced_out(pb_clk_debounced)
50     );
51
52
53     // ***** Add the PC logic here ***** //
54     pc_logic pclog(
55         .clk(pb_clk_debounced),

```

```

56         .rst(rst_general),
57         .count(pc));
58
59
60     //*****Instantiate Your instruction memory here*****//
61     instr_mem instructionmem (
62         .a(pc),                // input wire [7 : 0] a
63         .spo(instruction)      // output wire [15 : 0] spo
64     );
65
66
67     //*****Instantiate Your instruction decoder here*****//
68     decoder decode (
69         .instruction(instruction),
70         .opcode(opcode),
71         .rs_addr(rs_addr),
72         .rt_addr(rt_addr),
73         .rd_addr(rd_addr),
74         .immediate(immediate),
75         .RegDst(RegDst),
76         .RegWrite(RegWrite),
77         .ALUSrc1(ALUSrc1),
78         .ALUSrc2(ALUSrc2),
79         .ALUOp(ALUOp),
80         .MemWrite(MemWrite),
81         .MemToReg(MemToReg)
82     );
83
84
85     //***** random stuff lol *****//
86     assign zero_register = 7'b0; //ZERO constant
87     assign alu_result = {alu_ovf_flag, alu_output};
88     assign led = alu_output;
89
90
91     //*****Instantiate Your alu-regfile here*****//
92     alu_regfile ALU_RegFile (
93         .ReadData1(read_data1),
94         .ReadData2(read_data2),
95         .ALUSrc1(ALUSrc1),
96         .ALUSrc2(ALUSrc2),
97         .ALUOp(ALUOp),
98         .Instr_i(immediate),
99         .zero_register(zero_register),
100
101         .rst(rst_general),
102         .clk(pb_clk_debounced),
103         .wr_en(RegWrite),
104         .rd0_addr(rs_addr),
105         .rd1_addr(rt_addr),
106         .wr_addr(regfile_write_address),
107         .wr_data(regfile_write_data),
108
109         .input_1(alu_1st_input),
110         .input_2(alu_2nd_input),
111         .result(alu_output),
112         .ovf(alu_ovf_flag),

```

```

113         .take_branch(alu_take_branch_output)
114     );
115
116     //*****Instantiate Your data memory here*****//
117     data_memory datamem (
118         .rst(rst_general),
119         .clk(pb_clk_debounced),
120         .write_enable(MemWrite),
121         .addr(alu_output),
122         .write_data(read_data2),
123         .read_data(data_mem_out)
124     );
125
126     //*****Mux for regfile_write_data*****//
127     assign regfile_write_data = MemToReg ? data_mem_out : alu_result;
128
129     //*****Mux for RegDST*****//
130     assign regfile_write_address = RegDst ? rt_addr : rd_addr;
131
132     //***** Instantiate the VIO here *****//
133     vio_0 vio (
134         .clk(clk),                                // input wire clk
135
136         .probe_in0(alu_output),                    // [7:0] alu_out
137         .probe_in1(alu_ovf_flag),                  // [0:0] alu_ovf
138         .probe_in2(alu_take_branch_output),        // [0:0] take_branch
139         .probe_in3(read_data1),                   // [7:0] ReadData1
140         .probe_in4(read_data2),                   // [7:0] ReadData2
141         .probe_in5(alu_1st_input),                 // [7:0] input1
142         .probe_in6(alu_2nd_input),                 // [7:0] input2
143         .probe_in7(regfile_write_data),            // [8:0] WriteData
144         .probe_in8(data_mem_out),                  // [8:0] DataMemOut
145         .probe_in9(opcode),                        // [3:0] opcode
146         .probe_in10(rs_addr),                      // [1:0] rs_addr
147         .probe_in11(rt_addr),                      // [1:0] rt_addr
148         .probe_in12(rd_addr),                      // [1:0] rd_addr
149         .probe_in13(immediate),                    // [7:0] immediate
150         .probe_in14(RegDst),                       // [0:0] RegDst
151         .probe_in15(RegWrite),                     // [0:0] RegWrite
152         .probe_in16(ALUSrc1),                      // [0:0] ALUSrc1
153         .probe_in17(ALUSrc2),                      // [0:0] ALUSrc2
154         .probe_in18(ALUOp),                        // [2:0] ALUOp
155         .probe_in19(MemWrite),                     // [0:0] MemWrite
156         .probe_in20(MemToReg),                     // [0:0] MemToReg
157         .probe_in21(pc),                           // [7:0] pc
158         .probe_in22(instruction)                   // [15:0] instruction
159     );
160
161 endmodule

```

**VIO Output Visualization:**

Evidence is located in attached `lab7-test.mov` file. The following sequence of instructions was followed via a `mycode.coe` coefficient file.

```
clr $0          (0xD000)
clr $1          (0xD140)
clr $2          (0xD280)
clr $3          (0xD3C0)
addi $1, $0, 0x10 (0x3110)
sw $0, 0x4($1)   (0x1404)
addi $2, $0, 0x0F (0x320F)
sw $0, 0x5($2)   (0x1805)
```

```
clr $0          (0xD000)
clr $1          (0xD140)
clr $2          (0xD280)
clr $3          (0xD3C0)
lw $1, 0x5($0)   (0x0105)
lw $2, 0x4($0)   (0x0204)
add $3, $1, $2   (0x26C0)
sw $0, 0x11($3)  (0x1C11)
```

```
clr $0          (0xD000)
clr $1          (0xD140)
clr $2          (0xD280)
clr $3          (0xD3C0)
lw $1, 0x5($0)   (0x0105)
inv $2, $1       (0x4180)
addi $3, $2, 0x01 (0x3B01)
sw $0, 0x12($3)  (0x1C12)
```

```
clr $0          (0xD000)
clr $1          (0xD140)
clr $2          (0xD280)
clr $3          (0xD3C0)
lw $1, 0x4($0)   (0x0104)
lw $2, 0x12($0)  (0x0212)
inv $1, $1       (0x4140)
addi $1, $1, 0x1  (0x3501)
add $3, $1, $2   (0x26C0)
sw $0, 0x13($0)  (0x1013)
```