Due: 22 Sep 2020

Pre-Lab Assignment 4

Hi all,

For Prelab 4, please submit a single document which contains:

- 1) reg_file.v
- 2) reg_file_tb.v
- 3) Waveform of reg_file_tb.v
- 4) Create Test Vectors for the ALU-Regfile module in lab 4 (You do not need to code or simulate it, so please consider every necessary cases)

reg_file.v

```
1. `timescale 1ns / 1ps
2.
3. module reg_file(
4.
       //inputs
        input rst, // rst=reset OR clr=clear
5.
6.
        input clk,
7.
        input wr_en,
8.
        input [1:0] rd0_addr,
9.
        input [1:0] rd1_addr,
10.
       input [1:0] wr_addr,
11.
        input [8:0] wr_data, //piped from ALU
12. //outputs
13.
        output reg [8:0] rd0 data,
14.
        output reg [8:0] rd1 data);
15.
16. reg [8:0] mem[3:0];
17.
        integer i;
18.
19.
        always@(rst, negedge clk)
20.
        begin
21.
            if(rst)
22.
                for (i=0; i<4; i=i+1)</pre>
23.
                    mem [i] = 0;
            else if(wr en)
24.
25.
                mem[wr_addr] = wr_data;
26.
27.
                rd0_data = mem[rd0_addr];
28.
29.
                rd1_data = mem[rd1_addr];
30.
31.
        end
32.
33. endmodule
```


reg_file_tb.v

```
    `timescale 1ns / 1ps
    module reg_file_tb();
```

```
4. // Inputs
5.
        reg rst, clk, wr_en;
        reg [1:0] rd0_addr, rd1_addr, wr_addr;
6.
7.
        reg [8:0] wr_data; //piped from alu
8.
        // Outputs
9.
        wire [8:0] rd0_data, rd1_data;
10.
11.
        // Initiate the Unit Under Test (UUT)
12.
        reg file uut (
13.
            .rst(rst),
14.
            .clk(clk),
15.
             .wr_en(wr_en),
16.
            .rd0_addr(rd0_addr),
17.
            .rd1_addr(rd1_addr),
18.
            .wr_addr(wr_addr),
            .wr_data(wr_data), //piped from ALU
19.
20.
            .rd0_data(rd0_data),
21.
            .rd1_data(rd1_data));
22.
        // Initialize Inputs (stimulus)
23.
24.
        initial
25.
        // 1) Initial pulse for rst (clr?)
26.
        begin
27.
28.
            rst = 0;
29.
            #5
30.
            rst = 1;
31.
            #5
32.
            rst = 0;
        end
33.
34.
35.
        // 2) Clock signal
36.
        initial
37.
        begin
38.
           clk = 1;
39.
            forever #5 clk = ~clk;
40.
41.
42.
      // 3) Values for other inputs
43.
        initial
44.
        begin
45.
            \label{lem:smonitor} $$monitor("%d", $time, , "rst=%b", rst, "clk=%b", clk, "wr_en=%b", wr_en $$
   , " rd0_addr=%d ", rd0_addr, " rd1_addr=%d ", rd1_addr, " wr_addr=%d ", wr_addr, " wr_d
    ata=%d ", wr_data, " rd0_data=%d ", rd0_data, " rd1_data=%d ", rd1_data);
46.
            #0 // Initially
47.
            rd0 addr = 0;
48.
            rd1 addr = 0;
49.
            wr en = 0;
50.
            wr addr = 0;
51.
            wr_data = 9'd0;
52.
53.
            // Test Things
54.
            #10 wr_en = 1; wr_addr = 0; wr_data = 9'd0;
55.
            #10 \text{ wr en} = 1; \text{ wr addr} = 1;
                                              wr data = 9'd1;
            #10 wr en = 1; wr addr = 2; wr data = 9'd2;
56.
57.
            #10 \text{ wr en} = 1; \text{ wr addr} = 3;
                                              wr data = 9'd3;
58.
            #10 wr en = 0; rd0 addr = 0; rd1 addr = 1;
59.
            #10 \text{ wr en} = 0; \text{ rd0 addr} = 2;
                                              rd1 addr = 3;
60.
61.
            #10 \text{ wr en} = 1; \text{ wr addr} = 0;
                                              wr data = 9'd20;
            #10 wr en = 1; wr addr = 1; wr data = 9'd21;
62.
```

```
63.
            #10 wr_en = 1; wr_addr = 2;
                                              wr data = 9'd22;
            #10 wr_en = 1; wr_addr = 3; wr_data = 9'd23;
64.
65.
            #10 wr_en = 0; rd0_addr = 0;
                                              rd1 addr = 1;
66.
            #10 wr_en = 0; rd0_addr = 2; rd1_addr = 3;
67.
68.
            #10 wr_en = 1; wr_addr = 0; wr_data = 9'd175;
69.
            #10 \text{ wr en} = 1; \text{ wr addr} = 1;
                                              wr data = 9'd12;
            #10 wr en = 1; wr addr = 2; wr data = 9'd511;
70.
71.
            #10 \text{ wr en} = 1; \text{ wr addr} = 3;
                                              wr data = 9'd255;
            #10 wr en = 0; rd0 addr = 1; rd1 addr = 0;
72.
73.
            #10 \text{ wr en} = 0; \text{ rd0 addr} = 3;
                                              rd1 addr = 2;
74.
75.
            #10 $finish;
76.
        end
77.
78. endmodule
```

Waveform of reg_file_tb.v



Test Vectors for the ALU-Regfile module in Lab 4

```
1. ALUsrc1=0; ALUsrc2=0; // ReadData1 && ReadData2
2. ALUop = 3'b000; // a + b;
3. #10 RegWrite = 1; WriteAddr = 1; WriteData = 9'd1;
4. #10 RegWrite = 1; WriteAddr = 2; WriteData = 9'd2;
5. #10 RegWrite = 1; WriteAddr = 3; WriteData = 9'd3;
6. #10 RegWrite = 0; ReadAddr1 = 0; ReadAddr2 = 1;
7. #10 RegWrite = 0; ReadAddr1 = 2; ReadAddr2 = 3;
8.
9. ALUop = 3'b001; // ~b;
10. #10 RegWrite = 1; WriteAddr = 0; WriteData = 9'd20;
11. #10 RegWrite = 1; WriteAddr = 1; WriteData = 9'd21;
12. #10 RegWrite = 1; WriteAddr = 2; WriteData = 9'd22;
```

```
13. #10 RegWrite = 1; WriteAddr = 3; WriteData = 9'd23;
14. #10 RegWrite = 0; ReadAddr1 = 0; ReadAddr2 = 1;
15. #10 RegWrite = 0; ReadAddr1 = 2; ReadAddr2 = 3;
16.
17. ALUop = 3'b010; // a & b;
18. #10 RegWrite = 1; WriteAddr = 0; WriteData = 9'd175;
19. #10 RegWrite = 1; WriteAddr = 1; WriteData = 9'd12;
20. #10 RegWrite = 1; WriteAddr = 2; WriteData = 9'd511;
21. #10 RegWrite = 1; WriteAddr = 3; WriteData = 9'd255;
22. #10 RegWrite = 0; ReadAddr1 = 1; ReadAddr2 = 0;
23. #10 RegWrite = 0; ReadAddr1 = 3; ReadAddr2 = 2;
24.
25. ALUsrc1=0; ALUsrc2=1; // ReadData1 && Instr_i
26. ALUop = 3'b011; // a | b;
27. #10 RegWrite = 1; WriteAddr = 0; WriteData = 9'd399;
28. #10 RegWrite = 0; ReadAddr1 = 0; Instr_i = 8'd42;
29.
30. ALUop = 3'b100; // a >>> 1;
31. #10 RegWrite = 1; WriteAddr = 1; WriteData = 9'd425;
32. #10 RegWrite = 0; ReadAddr1 = 1; Instr_i = 8'd200;
33.
34. ALUop = 3'b101; // a << 1;
35. #10 RegWrite = 1; WriteAddr = 2; WriteData = 9'd1;
36. #10 RegWrite = 0; ReadAddr1 = 2; Instr i = 8'd23;
37.
38. ALUop = 3'b110; // 0;
39. #10 RegWrite = 1; WriteAddr = 3; WriteData = 9'd1;
40. #10 RegWrite = 0; ReadAddr1 = 3; Instr_i = 8'd23;
42. #10 ALUsrc1=1; ALUsrc2=0; // zero register && ReadData2
43. ALUop = 3'b110; // 0;
44. #10 Instr i = 8'd255;
45.
46. ALUop = 3'b111; // 0;
47. #10 Instr i = 8'd255;
48.
49. #10 $finish;
```