Due: 22 Sep 2020

Pre-Lab Assignment 1

1. Complete the table below for the expected input and output values for the 8 bit adder circuit you are describing in lab 1. Note that the syntax used for constant values is from Verilog; a,b and f are two's complement number.

а	b	f	ovf
8'd0	8'd0	8'd0	1'b0
8'd12	8'd34	8'd46	1'b0
-8'd12	-8'd34	8'd22	1'b0
8'd100	-8'd50	8'd50	1'b0
-8'd100	8'd50	-8'd50	1'b0
8'd100	8'd100	-8'd56	1'b1
-8'd100	-8'd100	8'd56	1'b1

2. Write a Boolean or verilog equation for the overflow output ovf based on input values a and b. Your equation can also incorporate output f.

```
assign ovf = (a[7] \&\& b[7] \&\& \sim f[7]) \mid | (\sim a[7] \&\& \sim b[7] \&\& f[7]);
```

- 3. A good simulation testbench tests that every input and output bit can take the values zero and one. For the values in question 1 answer the following questions:
 - a. The adder has 16 bits of input and 9 bits of output. Do the values in question 1 taken together set every input bit to both one and zero and every output bit to both one and zero? Explain your answer. Identify which bits are not tested in this manner.
 - b. Add additional input (a and b) values that test every bit in both the inputs and outputs so that every bit takes either a zero or a one value in your test cases.

3a: No. They do not set every bit to both one and zero and every output bit to both 1 and 0. What's most significant is that there are 65,536 combinations of 1's and 0's of input not that at some point each bit position (e.g. b[2] or f[7]) has among any of the tests been a 0 or a 1.

3b: see code below...

```
    1. `timescale 1ns / 10ps
    2.
    3. module adder8_tb_full ();
    4. reg signed [7:0] a;
    5. reg signed [7:0] b;
    6. wire signed [7:0] f;
    7. wire ovf;
    8.
```

```
9.
        eightbit_adder uut
10.
            (.a(a),
11.
             .b(b),
12.
             .f(f),
13.
             .ovf(ovf));
14.
15.
        // Test Every Possible Option
16.
        initial
17.
            begin
18.
                #0
19.
                a = 8'b00000000;
20.
                repeat (255)
21.
                begin
22.
                    b = 8'b00000000;
23.
                    repeat(255)
24.
                    begin
25.
                        #5 b = b + 8'b00000001;
26.
                    end
27.
                    #5 a = a + 8'b00000001;
28.
                end
            #10 $stop;
29.
30.
            end
31.
32.
33.
        // Display Log
34.
       initial
35.
            begin
36.
                $display ("Test of 8-bit adder.");
37.
                monitor("[a b f ovf]: a=%d b=%d f=%d time=%d", a, b, f, ovf, <math>time;
38.
            end
39.
40. endmodule
```