Lab Assignment 7 Due: 17 Nov 2020

By: Alex Oswald EECE 2323

```
Verilog Code for pdatapath_top_lab7.v:
```

```
1 `timescale 1ns / 1ps
 3 module pdatapath top(
         input wire clk,
          input wire rst general,
          input wire top pb clk,
7
          output[7:0] led
8
     );
9
10
      wire pb clk debounced;
11
12
      wire [7:0] alu 1st input, alu 2nd input;
13
      wire [7:0] alu output;
14
      wire [2:0] ALUOp;
15
      wire
               alu ovf flag;
16
                alu take branch output;
      wire
17
    wire [15:0] instruction;
18
19
     //instruction fields
20
     wire [3:0] opcode;
21
     wire [1:0] rs addr;
    wire [1:0] rt_addr;
wire [1:0] rd_addr;
wire [7:0] immediate;
22
23
24
25
26 //control signals
27
     wire RegDst;
28
     wire RegWrite;
29
     wire ALUSrc1;
30
     wire ALUSrc2;
   wire ALUSTC2;
wire MemWrite;
31
32
     wire MemToReg;
33
    wire [1:0] regfile write address; //destination register address
34
35
      wire [8:0] regfile write data;//result data
36
      wire [8:0] read data1;//source register1 data
37
      wire [8:0] read data2;//source register2 data
38
39
     wire [8:0] alu result;
40
      wire [7:0] zero register;
41
      wire [8:0] data mem out;
42
43
      wire [7:0] pc;
44
45
      debounce debounce clk(
46
       .clk in(clk),
47
          .rst in(rst general),
48
          .sig in(top pb clk),
49
          .sig debounced out(pb clk debounced)
50
          );
51
52
      // ******* Add the PC logic here ******** //
53
54
      pc logic pclog(
           .clk(pb clk debounced),
```

```
.rst(rst general),
 57
           .count(pc));
 58
 59
 60
        //*******Instantiate Your instruction memory here********//
 61
       instr mem instructionmem (
 62
                                      // input wire [7 : 0] a
            .a(pc),
 63
                                   // output wire [15 : 0] spo
            .spo(instruction)
 64
           );
 65
 66
       //********Instantiate Your instruction decoder here********//
 67
 68
       decoder decode (
 69
           .instruction(instruction),
 70
            .opcode (opcode),
 71
           .rs addr(rs addr),
 72
           .rt addr(rt addr),
73
           .rd addr(rd addr),
74
           .immediate(immediate),
 75
           .RegDst(RegDst),
 76
           .RegWrite(RegWrite),
 77
           .ALUSrc1 (ALUSrc1),
 78
           .ALUSrc2(ALUSrc2),
 79
          .ALUOp(ALUOp),
 80
           .MemWrite (MemWrite),
 81
           .MemToReg (MemToReg)
 82
           );
 83
 84
       //**** random stuff lol ****//
 85
        assign zero register = 7'b0;//ZERO constant
 86
 87
        assign alu result = {alu ovf flag, alu output};
 88
        assign led = alu output;
 89
 90
       //*******Instantiate Your alu-regfile here*******//
 91
 92
        alu regfile ALU RegFile (
 93
           .ReadData1(read data1),
 94
           .ReadData2(read data2),
 95
           .ALUsrc1 (ALUSrc1),
 96
           .ALUsrc2 (ALUSrc2),
 97
           .ALUop(ALUOp),
 98
           .Instr i(immediate),
99
           .zero register(zero register),
100
101
           .rst(rst general),
102
           .clk(pb clk debounced),
           .wr en(RegWrite),
103
104
           .rd0 addr(rs addr),
105
            .rd1 addr(rt addr),
106
           .wr addr(regfile write address),
107
           .wr data(regfile write data),
108
109
           .input 1(alu 1st input),
110
           .input 2(alu 2nd input),
111
           .result(alu output),
112
           .ovf(alu ovf flag),
```

```
113
                                       .take branch(alu take branch output)
114
                                      );
115
                     //********Instantiate Your data memory here*******//
116
                    data memory datamem (
117
                       .rst(rst general),
118
119
                                    .clk(pb clk debounced),
                                   .write enable(MemWrite),
120
                                  .addr(alu output),
121
122
                                  .write data(read data2),
123
                                     .read data(data mem out)
124
assign regfile write data = MemToReg ? data mem out : alu result;
128
                  //*********Mux for RegDST*******//
assign regfile_write_address = RegDst ? rt_addr : rd_addr;
129
130
131
                          //******* Instantiate the VIO here *******//
132
133 vio_0 vio (
134
                                   .clk(clk),
                                                                                                                                                            // input wire clk
                  .clk(clk),
.probe_in0(alu_output),
.probe_in1(alu_ovf_flag),
.probe_in2(alu_take_branch_output),
.probe_in3(read_data1),
.probe_in4(read_data2),
.probe_in5(alu_lst_input),
.probe_in6(alu_2nd_input),
.probe_in7(regfile_write_data),
.probe_in9(opcode),
.probe_in10(rs_addr),
.probe_in11(rt_addr),
.probe_in12(rd_addr),
.probe_in13(immediate),
.probe_in15(RegWrite),
.probe_in16(ALUSrc1),
.probe_in19(MemWrite),
.probe_in20(MemToReg),
.probe_in21(instruction)
);
// [7:0] alu_out
// [0:0] take_branch
// [0:0] ReadData1
// [7:0] input1
// [7:0] input1
// [7:0] input2
// [8:0] WriteData
// [8:0] TataMemOut
// [8:0] TataMemOut
// [8:0] TataMemOut
// [8:0] Addr
// [8:0] ALUSrc1
// [8:0] ALUSrc1
// [8:0] ALUSrc1
// [8:0] ALUSrc1
// [8:0] ALUSrc2
// [8:0] ALUSrc2
// [8:0] ALUSrc1
// [8:0] ALUSrc2
// [8:0] ALUSrc3
// 
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161 endmodule
```

VIO Output Visualization:

Evidence is located in attached lab7-test.mov file. The following sequence of instructions was followed via a mycode.coe coefficient file.

<pre>clr \$0 clr \$1 clr \$2 clr \$3 addi \$1, \$0, 0x10 sw \$0, 0x4(\$1) addi \$2, \$0, 0x0F sw \$0, 0x5(\$2)</pre>	(0xD000) (0xD140) (0xD280) (0xD3C0) (0x3110) (0x1404) (0x320F) (0x1805)
clr \$0	(0xD000)
clr \$1	(0xD140)
clr \$2	(0xD280)
clr \$3	(0xD3C0)
lw \$1, 0x5(\$0)	(0x0105)
lw \$2, 0x4(\$0)	(0x0204)
add \$3, \$1, \$2	(0x26C0)
sw \$0, 0x11(\$3)	(0x1C11)
<pre>clr \$0 clr \$1 clr \$2 clr \$3 lw \$1, 0x5(\$0) inv \$2, \$1 addi \$3, \$2, 0x01 sw \$0, 0x12(\$3)</pre>	(0xD000) (0xD140) (0xD280) (0xD3C0) (0x0105) (0x4180) (0x3B01) (0x1C12)
clr \$0	(0xD000)
clr \$1	(0xD140)
clr \$2	(0xD280)
clr \$3	(0xD3C0)
lw \$1, 0x4(\$0)	(0x0104)
lw \$2, 0x12(\$0)	(0x0212)
inv \$1, \$1	(0x4140)
addi \$1, \$1, 0x1	(0x3501)
add \$3, \$1, \$2	(0x26C0)
sw \$0, 0x13(\$0)	(0x1013)