

COL216 Computer Architecture

Lab Assignment 2: Microarchitecture for a subset of ARM instructions

This assignment involves designing hardware for implementing a processor that can execute a subset of ARM instructions described below. Starting with a skeleton design, the hardware is to be built in several stages outlined below, adding some functionality at every stage. The designs are to be expressed in VHDL and then simulated and synthesized.

Instruction Set

Arithmetic: <add|sub|rsb|adc|sbc|rsc> {cond} {s}
Logical: <and | orr | eor | bic> {cond} {s}
Test: <cmp | cmn | teq | tst> {cond}
Move: <mov | mvn> {cond} {s}
Branch: <b | bl> {cond}
Multiply: <mul | mla | smull | smlal | umull | umlal> {cond} {s}
Load/store: <ldr | str> {cond} {b | h | sb | sh}
SW interrupt:

cond: <EQ|NE|CS|CC|MI|PL|VS|VC|HI|LS|GE|LT|GT|LE|AL>

Stages

Stage 1: Design and testing of basic modules

The module set includes ALU, Register File, Program Memory and Data Memory.

Stage 2: Single cycle design for a tiny subset of instructions

The subset of instructions is {add, sub, cmp, mov, ldr, str, beq, bne, b} with limited variants/features.

Stage 3: Multi-cycle design for the tiny subset of instructions

Continuing with same instructions as used in stage 2, modify the circuit to follow a multi-cycle approach.

Stage 4: Support for all DP opcodes

The ALU designed in stage 1 already supports all DP opcodes, use this stage to extensively test the design covering all DP instructions. Continue with limited features/variants defined for stage 2.

Stage 5: Support for shift and rotate features

Augment the design with a shifter module and add appropriate shift/rotate features to DP and DT instructions.

Stage 6: Support for all data transfer features

The features to be supported include byte and half word transfers (signed and unsigned), auto increment/decrement and pre/post indexing.

Stage 7: All multiply group instructions

Augment the design with a multiply-accumulate module and add all the multiply group instructions to the set.

Stage 8: Include remaining instructions and features

Include bl and swi instructions and provide support for full predication.

Schedule

Stage	Last date
1	09.02.2022
2	19.02.2022
3	25.02.2022
4	06.03.2022
5	12.03.2022
6	19.03.2022
7	25.03.2022
8	31.03.2022

9 Feb, 19 Feb, 25 Feb, 6 Mar, 12 Mar, 19 Mar, 25 Mar, 31 Mar