

# ASSIGNMENT 2 STAGE 7 REPORT

Sreemanti Dey

January 2022

## 1 Objective

The instructions to be implemented at this stage include short multiply instructions producing 32-bit results and long multiply instructions that produce 64-bit results.

## 2 Assumptions

VHDL

GHDL

GTKWave for the waveforms

## 3 Implementation details

I have added support for mul and mul+accumulate operations by making the following changes:

1. I made a new entity-architecture pair called mul-acc.vhd that performs the mul instruction class operations combinationaly.
2. I have added a separate pathway for MUL instruction class operations.

I have written the following assembly program files in my program to test all the operations.

1. mul - p1.s
2. mla - p2.s
3. smull,umull - p3.s
4. smulls (checking condition codes) - p4.s
5. smlal,umlal - p5.s
6. other instructions like ldr,str,b - p6.s

## 4 p1.s - mul

### 4.1 Simulation results

Here is a picture of the simulation results I have achieved by EPWave




Figure 1: Program 1

Here, we see that we have the final answer as  $3 \times 2 = 6$ , which can also be seen as the value of wd the last time when rw is '1', thus verifying correctness of mul.

## 5 p2.s - mla

### 5.1 Simulation results

Here is a picture of the simulation results I have achieved by EPWave






Figure 3: Program 3a




Figure 4: Program 3b

Here, we have the final answer as 10, which is a 64-bit number thus spread over 2 registers, the first screenshot shows the leftmost 32 bits(0) stored in one

register and the second screenshot shows the rightmost 32 bits(10) stored in another register, thus verifying my code is correct.

## 7 p4.s - smulls(checking condition codes)

### 7.1 Simulation results

Here is a picture of the simulation results I have achieved by EPWave




Figure 5: Program 4

Here, we see that NFlag gets set and Zflag remains '0' since we have SBit as '1' and the final value is -10, thus verifying the code for condition codes.

## 8 p5.s - smlal, umlal

### 8.1 Simulation results

Here is a picture of the simulation results I have achieved by EPWave




Figure 6: Program 5a




Figure 7: Program 5b




Figure 8: Program 5c




Figure 9: Program 5d

Here, we have the final answer for smlal as  $5 \times 2 + 10 = 10 + 10 = 20$ , that is spread across 2 registers (as we can see in 5a and 5b) and then I add another

10 when executing umlal so now the final answer is 30, which is also spread over 2 registers (as we can see in 5c and 5d), thus verifying my code is correct.

## 9 p6.s - other instructions ldr,str,b

### 9.1 Simulation results

Here is a picture of the simulation results I have achieved by EPWave




Figure 10: Program 6

Here, I have checked the overall compatibility of adding mul instructions with other instructions. We can see that the final values of r0 and r1 are 3 and 3 respectively, and thus using muls gives 9 ( $3 \times 3$ ), which we can see as the value of wd, hence this verifies my code.