COL216 Computer Architecture

Processor design Pipelining
7th February, 2022

Outline of this lecture

- Timings of Single cycle, multi-cycle designs
- Increasing performance with pipelining
- Limitations of pipelined approach
 - Hazards
- Handling hazards
 - Removing hazards
 - Reducing effect of hazards

Single cycle design



Problems with single cycle design

- Slowest instruction pulls down the clock frequency
- Resource utilization is poor
- There are some instructions which are impossible to be implemented in this manner

Multi-cycle design



Features of multi-cycle design

- Actions split into multiple steps
- Registers hold intermediate values
- All instructions need not take same steps
- Clock frequency decided by slowest step
- Resources can be shared across cycles
 - Eliminate adders
 - Use single memory
 - More multiplexing

Improving the design further

If resource saving is not important, can the performance be improved further?


Pipelined design




Resource usage in different designs

- Single cycle design
 - each resource is tied up for the entire duration of the instruction execution
- Multi-cycle design
 - resource utilized in cycle t of instruction I is available again for cycle t+1 of instruction I
- Pipelined design
 - resource utilized in cycle t of instruction I is available again for cycle t of instruction I+1


Performance of different designs




Single cycle datapath




Pipelined datapath



Fetch new instruction every cycle




Correction for WB stage




Graphical representation

5 stage pipeline



Usage of stages by instructions



Representing pipelined execution


Representation I

- Horizontal axis: time
- Vertical axis: instructions


Representation II

- Horizontal axis: pipeline stages
- Vertical axis: time

Representation I



Representation II




Hurdles in instruction pipelining

- Structural hazards
 - Resource conflicts two instruction require same resource in the same cycle
- Data hazards
 - Data dependencies one instruction needs data which is yet to be produced by another instruction
- Control Hazards
 - Decision about next instruction needs more cycles


Structural hazards

- No structural hazards in the present design
 - separate instruction and data memories
 - adders for PC increment and offset addition to PC separate from main ALU
 - each instruction uses ALU at most in one cycle
 - one instruction can read from RF while other can write into it in the same cycle

Stalls due to control hazards




Data hazards




I: ldr r6,...

instruction view




stage-wise view







stage-wise view



stage-wise view



stage-wise view $\overline{1+2}$ ≓ RF t+1 t+2



Handling hazards


- Data hazards
 - detect instructions with data dependence
 - introduce nop instructions (bubbles) in the pipeline
 - more complex: data forwarding
- Control hazards
 - detect branch instructions
 - flush inline instructions if branching occurs
 - more complex: branch prediction

Are there software solutions?


- Separate dependent instructions by reordering code
- Insert nop instructions in worst case

Treat branches as delayed branches and insert suitable instructions in delay slots


Data forwarding path P1



Data forwarding path P2



Data forwarding path P3




Thanks


COL216 Computer Architecture

Pipelined Processor design – Controller, Data forwarding 10th February 2022


Single Cycle Datapath + Controller



Multi Cycle Datapath + Controller



5 Stage Pipeline



Hurdles in instruction pipelining

- Structural hazards
 - Resource conflicts two instruction require same resource in the same cycle
- Data hazards
 - Data dependencies one instruction needs data which is yet to be produced by another instruction
- Control Hazards
 - Decision about next instruction needs more cycles

Handling data hazards


- Assume no data hazards
 - leave it to compiler to remove hazards
- Introduce stalls/bubbles
 - requires hazard detection
 (check data dependence among instructions)
 - compiler may still help in reducing hazards
- Do data forwarding
 - this also requires hazard detection
 - stalls may also be required in some cases

Detecting data hazard


Condition to be checked:

Instruction in RF stage reads from a register in which instruction in ALU stage or DM stage is going to write


Data forwarding path P1



Data forwarding path P2



Data forwarding path P3



Data forwarding path list

■ P1
from ALU out to ALU in1/2
(EX/DM register)

- P2from DM/ALU out to ALU in1/2(DM/WB register)
- P3
 from DM/ALU out to DM in
 (DM/WB register)


Dependence check logic

Condition to be checked:

Operand of instruction in RF stage is a register in which instruction in ALU stage or DM stage is going to write

We need to ensure that instruction in RF stage actually reads Rn and/or Rm

Data forwarding paths



Executing branch instructions


- In which cycle the instruction is found to be a branch instruction?
- In which cycle the branch decision is known?
- In which cycle the target address is computed?

On decoding a branch instruction

Flush the inline instructions


- Freeze (stall) the inline instructions
- Allow the inline instructions to continue

Stalls due to control hazards




Controller design

Single cycle datapath




Multi-cycle datapath

Resource sharing possible across cycles




Pipelined datapath


Resource sharing leads to hazards




Controller for single cycle DP




Controller for multi-cycle DP




Controller for pipelined DP




Controller for single cycle DP



Controller for multi-cycle DP



Controller for pipelined DP




Thanks

COL216 Computer Architecture


Pipelined Processor design – Controller, Data forwarding 21st February 2022

5 Stage Pipeline




Controllers for different design styles


Controller for single cycle DP




Controller for multi-cycle DP




Controller for pipelined DP




Controller for single cycle DP




Controller for multi-cycle DP




Controller for pipelined DP




Extending inter-stage registers




Controlling inter-stage registers



Stalling instructions



Inserting bubbles



Dependence check logic

Condition to be checked:

Operand of instruction in RF stage is a register in which instruction in ALU stage or DM stage is going to write

ID/EX.RW = 1 and


(IF/ID.Rn=ID/EX.Rd)

EX/Mem.RW = 1 and

(IF/ID.Rn=EX/Mem.Rd or IF/ID.Rm=EX/Mem.Rd)


We need to ensure that instruction in RF stage actually reads Rn and/or Rm (not taken care here)

Dependence check




```
ID/EX.RW = 1 and
(IF/ID.Rn = ID/EX.Rd or
IF/ID.Rm = ID/EX.Rd)
```

Dependence check




EX/Mem.RW = 1 and (IF/ID.Rn = EX/Mem.Rd or IF/ID.Rm = EX/Mem.Rd)

Data forwarding paths




Data forwarding path P1




Control for forwarding path P1

fwdA = 1 ifEX/Mem.RW = 1 and EX Mem **WB** EX/Mem.Rd = ID/EX.Rn EX/Mem ID/EX Mem/WB reader writer rd ad DM fwdB fwdC Path P1 Path P2 Path P3


Data forwarding path P2




Control for forwarding path P2




Data forwarding path P3



Control for forwarding path P3



Stalling with data forwarding



Thanks

COL216 Computer Architecture

Pipelined processor: Handling hazards

24th February, 2022

Executing branch instructions


- In which cycle the instruction is found to be a branch instruction?
- In which cycle the branch decision 2 or 3 is known?
- In which cycle the target address is computed?

example


Handling control hazards

- Flush the inline instructions
- Freeze (stall) the inline instructions
- Allow the inline instructions to continue
- Delayed branch
- Predict the branch decision
- Predict the target address


Flush inline instructions




Freeze inline instructions




Allow inline instructions




Delayed branch




flush: stage-wise view I: beq L




freeze: stage-wise view 1: beq L



continue: stage-wise view I: beq L



delayed branch: stage-wise view I: beq L



delayed branch misses 1 cycle in case of branch taken and misses cycles in case of branch not taken

Branch Prediction

- Treat conditional branches as unconditional branches / NOP
- Undo if necessary

Strategies:

- Static
- Dynamic

Branch Prediction

- Fixed
 - always predict inline
- Static
 - predict on the basis of instruction type, target address or profiling information
- Dynamic
 - predict based on recent history

Dynamic Branch Prediction - basic idea

Predict based on the history of previous branch

loop: xxx

XXX

XXX

XXX

b<cond> loop


2 mispredictions

for every


occurrence of

the loop

Dynamic Branch Prediction - A 2-bit prediction scheme



Another 2-bit prediction scheme



0/1
predict taken



Dynamic information about branch


- Previous branch decisions
- Previous target address or target instruction
- Stored in
 - Cache
 - Separate buffer

Branch History Table (BHT)

Branch Target Buffer (BTB)

Target Instruction Buffer (TIB)

Branch Target Buffer



- hit ⇒ explicit prediction using prediction bits
 prediction → go target (use target info)
 → go inline (ignore target info)
- miss ⇒ go inline

Accessing BTB

- In which cycle do you access BTB?
- Before checking condition?
- Before address computation?
- Just after decoding?
- Along with instruction fetch?

Correlation between branches


```
B1: if (x)
...
B2: if (y)
...
z = x && y
B3: if (z)
...
```

 B3 can be predicted with 100% accuracy based on the outcomes of B1 and B2

Two-Level Branch Predictors

- Level 1
 - Branch History Shift Register (BHSR) last
 n occurrences
 - Captures patterned behavior of groups of branches
- Level 2
 - Pattern History Table (PHT) states of predictor FSMs
 - Captures behavior of individual branches

A two-level branch predictor



Bits from PC and BHSR are combined to index PHT

Optimizing programs for pipeline

- Instruction reordering
- Moving instructions across branches
- Delayed branches
- Predication

Running program on pipeline

mov r1, #1 mov r2, #100 str r1, [r2, #0] add r2, r2, #4 add r1, r1, #1 cmp r1, #11 bne L1 mov r3, #0 mov r2, #100 sub r1, r1, #1 cmp r1, #0 beg Over ldr r4, [r2, #0] add r3, r3, r4 r2, r2, #4 add **L2** b

Over:

L2:

r1, #1 mov r2, #100 2 mov Running 3 .. 48 r1, [r2, #0] str r2, r2, #4 program add 4 r1, r1, #1 add 5 on r1, #11 cmp 6 12 .. 52 bne L1 pipeline 53 r3, #0 mov r2, #100 54 mov L2: 62 .. 118 r1, r1, #1 sub 55 r1, #0 56 cmp Without Over 57 beq 58 ldr r4, [r2, #0] stalls r3, r3, r4 59 add r2, r2, #4 60 add 68 61 **L2** ..124 b 128 Over:

r1, #1 mov r2, #100 2 mov Running 14 .. 86 r1, [r2, #0] str r2, r2, #4 6 program add r1, r1, #1 add on r1, #11 10 cmp 11 20 ... 92 bne L1 pipeline 95 r3, #0 mov r2, #100 96 mov 112.. 232 L2: r1, r1, #1 sub 97 100 r1, #0 cmp With 101 Over beq 104 ldr r4, [r2, #0] stalls r3, r3, r4 add 107 r2, r2, #4 108 add 109 124..244 **L2** b 254 Over:


Execute L1: inline instructions after branch


Note: this benefit is applicable to instruction "bne L1" as well, but not considered in the calculations shown here.

mov	r1, #1	1	
mov	r2, #100	2	
str	r1, [r2, #0]	5	14 86
add	r2, r2, #4	6	
add	r1, r1, #1	7	
cmp	r1, #11	10	
bne	L1	11	20 92
mov	r3, #0	95	
mov	r2, #100	96	
sub	r1, r1, #1	97	11021
cmp	r1, #0	100	
beq	Over	101	
ldr	r4, [r2, #0]	102	
add	r3, r3, r4	105	
add	r2, r2, #4	106	
b	L2	107	120224
		234	


L1: Reorder	str add add	r1, #1 r2, #100 r1, [r2, #0] r2, r2, #4 r1, r1, #1 r1, #11 L1	1 2 5 6 7 10 11	14 86 20 92
instructions	mov	r3, #0	95	
L2:	sub cmp beq ldr add	1 110	96 97 100 101 102 105 106	110214
Over	b	L2	107 234	120224


After reordering	mov 1: str add add cmp bne mov mov sub	r1, r1, #1 r2, r2, #4 r1, #11 L1 r3, #0 r2, #100 r1, r1, #1	1 2 5 6 7 9 10 85 86 87	13 77 18 82 99 195
		r1, #0 Over r4, [r2, #0] r2, r2, #4 r3, r3, r4	90 91 92 93 95 96 214	108204





Delayed branch





Summary

Original code without stalls	128
Original code with stalls	254
Execute inline instr after branch	234
After first re-ordering	214
After second reordering	182
Using delayed branch	162

Branch elimination example

(find max element in array)



Branch elimination example


```
func: str lr, [sp, #-4]!
     cmp r2, #0
     bne L1
                                  beq Ret
     b Ret
L1:
     ldr r3, [r1]
     cmp r0, r3
     blo L2
                           L2: movlo r0, r3
          L3
L2:
     mov r0, r3
L3:
    add r1, r1, #4
     sub r2, r2, #1
     bl func
    ldr pc, [sp], #4
Ret:
```

Reduced branches

```
func: str
            Ir, [sp, #-4]!
                          23
           r2, #0
     cmp
     beg Ret
L1:
                          6
     ldr r3, [r1]
            r0, r3
                          9
     cmp
L2:
     movlo r0, r3
                          10
L3: add
           r1, r1, #4
                          11
     sub
           r2, r2, #1
                          12
     bl
          func
                          13
           pc, [sp], #4
    ldr
Ret:
```

Another example

(GCD)



Another example

```
func: str lr, [sp, #-4]!
      cmp r0, r1
      bne L1
                                   beq Ret
           Ret
L1:
      bhs L2
      sub r1, r1, r0
      bl
          func
                                   sublo r1, r1, r0
      b
           Ret
                              L2: subhs r0, r0, r1
L2:
      sub r0, r0, r1
                                   bl func
      bl func
Ret:
      ldr pc, [sp], #4
```

Reduced branches

```
func: str
               Ir, [sp, #-4]!
              r0, r1
        cmp
        beq
            Ret
        sublo r1, r1, r0
  L2:
       subhs r0, r0, r1
              func
                              10
        bl
               pc, [sp], #4
  Ret:
        ldr
dependence
```

Moving "sublo r1,r1,ro" up

Put "sublo r1,r1,ro" in delay slot

THANKS