


Features description

TM1637 is a kind of LED (light-emitting diode display) drive control special circuit with keyboard scan interface and it's internally integrated with MCU digital interface, data latch, LED high pressure drive and keyboard scan. This product is in DIP20/SOP20 package type with excellent performance and high quality, which is mainly applicable to the display drive of induction cooker, micro-wave oven and small household electrical appliance.

Function features

- Applied power CMOS technique
- The display mode (8 segments*6 bit) supports output by common anode LED.
- > Keyboard scan (8×2bit), with enhanced identification circuit with anti-interference keys
- Luminance adjustment circuit (adjustable 8 duty ratio)
- Two-wire serial interface (CLK, DIO)
- ➤ Oscillating type: Built-in RC oscillator
- > Built-in power-on reset circuit
- > Built-in automatic blanking circuit
- ➤ Package type: DIP20/SOP20

Pin information



©Titan Micro Electronics www.titanmec.com

LED Drive Control Special Circuit

Pin functions


Symbols	Pin name	Pin No.	Description
DIO	Data input/output	17	It is used for serial data input and output. The input data has a low level fluctuation while high level transfer at SCLK. Once one bit is transferred, one ACK is generated at failing edge of the 8 th clock inside the chip.
CLK	Clock input	18	It is used for data input and output at rising edge.
K1~K2	Data input by keyboard scan	19-20	Inputting the pin data here and it will be latched when the display cycle is over.
SG1~SG8	Output (segment)	2-9	Segment Output (also keyboard scan) and N-channel open drain output
GRID6~GRID1	Output (bit)	10-15	Bit output and P-channel open drain output
VDD	Logic Supply	16	Anode power connection
GND	logic ground	1	Grounding connection



Electrostatic discharge led by much static at dry weather or environment could damage the integrated circuit. TITAN MICRO ELECTRONICS suggests you to take every measure to protect integrated circuit. ESD damage or decreased performance by inappropriate operation or welding could lead to chip failure.

Read the key scan data

Key scan matrix of 8×2bit is shown as the following:



When a key is pressed, the key scan data is as follows: (Where low level is forward and high level is backward, 1110 1111 stands for 0xF7).

	SG1	SG2	SG3	SG4	SG5	SG6	SG7	SG8
K1	1110_1111	0110_1111	1010_1111	0010_1111	1100_1111	0100_1111	1000_1111	0000_1111
K2	1111_0111	0111_0111	1011_0111	0011_0111	1101_0111	0101_0111	1001_0111	0001_0111

Note: Where there is no key pressed down, the key read data should be 1111_1111 with forward low level and backward high level. Since strong interference exists in the use of kitchen appliances, such as induction cooker, negative edge trigger mode was applied in TM1637 to avoid mistake trigger, which is also the called "key jumping". TM 1637 doesn't support combined key pressing.



Display register address

Stored data in the register is transferred to the TM1637 from outside elements by serial interface, with 6 bytes units of address from C0H to C5H in correspondence with the LED lights connected with SEG pin and GRID pin on the chip.LED data is displayed from low level to high level in respect of display address, and should be operated from low level to high level in respect of data bytes.


1								
	SEG8	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1
	four bits) xxHU(high four bits)				four b	L (low	xxH	
	В7	В6	B5	B4	В3	B2	B1	В0
GRID1		HU	C0			HL	C0	
GRID2		HU	C1			HL	C1	
GRID3		HU	C2		C2HL			
GRID4		HU	C3		C3HL			
GRID5		C4HU				HL	C4	•
GRID6		HU	C5		C5HL			•

Interface interpretation

Microprocessor data realize the communication with TM1637 by means of two-wire bus interface (Note: The communication method is not equal to 12C bus protocol totally because there is no slave address). When data is input, DIO signal should not change for high level CLK and DIO signal should change for low level CLK signal. When CLK is a high level and DIO changes from high to low level, data input starts. When CLK is a high level and DIO changes from low level to high level, data input ends.

TM1637 data transfer carries with answering signal ACK. For a right data transfer, an answering signal ACK is generated inside the chip to lower the DIO pin at the failing edge of the 8th clock. DIO interface wire is released at the end of the 9th clock.

1、 Command data transfer is as follows (Reading Key Data Timing)



Command: command to read the keys; Key information coding consists of S0, S1, S2, K1 and K2. SGn coding consists of S0, S1, and S2. K1 and K2 are coding for K1 key and K2 key. The key should be read from low level to high level and the clock frequency should be less than 250K.







2, Address command setting

MSB				LSB							
В7	В6	В5	B4	В3	B2	B1	В0	Display address			
1	1			0	0	0	0	С0Н			
1	1	Zero s	Zero should be inserted for irrelevant		0	0	1	C1H			
1	1				0	1	0	С2Н			
1	1				0	1	1	СЗН			
1	1	items.		0	1	0	0	C4H			
1	1			0	1	0	1	C5H			

The command is used to set the display register address. If the address is set as C6H or a higher one, the data will be ignored until effective address is set. Once electrified, the default address is C0H.

3. Display control

MSB							LSB		
В7	В6	В5	B4	В3	B2	B1	В0	Function	Description
1	0				0	0	0		1/16 Pulse width is set as 1/16.
1	0				0	0	1		2/16 Pulse width is set as 2/16
1	0	Zero should			0	1	0	Setting of extinction	4/16 Pulse width is set as 4/16
1	0				0	1	1		10/16 Pulse width is set as 10/16
1	0	be ins	or		1	0	0	number	11/16 Pulse width is set as 11/16
1	0	irrele iter			1	0	1		12/16 Pulse width is set as 12/16
1	0				4	1	0		13/16 Pulse width is set as 13/16
1	0				1	1	1		14/16 Pulse width is set as 14/16
1	0			0				Display switch	Display OFF

Display switch setting


Display ON

6




Program flow chart

1. Flow chart of program using address auto increment 1 mode





2. Flow chart of program design using fixed address




8



Hardware connection drawing

Nixie tube in circuit diagram is common anode one.



Note: 1. filtering capacitor between VDD and GND should be arranged on PCB plate as close to TM1637 chip as possible to strengthen filtering effect.

- 2. 100pF capacitor connected to the DIO, CLK communication port pull-up and pull-down can reduce interference to radio communications port.
 - 3. Since blue-ray nixie tube break over step-down voltage is 3V, TM1637 power supply should be 5V.

©Titan Micro Electronics www.titanmec.com V2.4



Electrical parameter

1. Limit parameter (Ta = 25° C, Vss = 0 V)


Parameters	Symbol	Range	Unit
Logic power supply voltage	VDD	- 0.5 ∼+7.0	V
Logic input voltage	VI1	-0.5 ~ VDD + 0.5	V
LED and SEG drive sink current	IO1	50	mA
LED and GRID drive source current	IO2	200	mA
Power loss	PD	400	mW
Work temperature	Topt	-40 ∼ +85	°C
Storage temperature	Tstg	-65 ∼+150	°C

2. Normal working range (Ta = -40 \sim +85°C, Vss = 0 V)

Parameters	Symbol	Minimu m	Typical	Maximu m	Unit	Test condition
Logic power supply voltage	VDD		5		V	-
High-level input voltage	VIH	0.7 VDD	-	VDD	V	-
Low-level input voltage	VIL	0		0.3 VDD	V	-

3. Electrical character (Ta = -40 - +85°C, VDD = 4.5 - 5.5 V, Vss = 0 V)

Parameters	Symbol	Minim um	Typic al	Maxi mum	Unit	Test condition
GRID drive source	Ioh1	80	120	180	mA	GRID1~GRID6, Vo = vdd-2V
Cullent	Ioh2	80	140	200	mA	GRID1~GRID6, Vo=vdd-3V
SEG drive sink current	IOL1	20	30	50	mA	SEG1~SEG8 Vo=0.3V
DOUT pin output low current	Idout	4	1	-	mA	Vo = 0.4V, dout
High-level output current tolerance	Itolsg	-	-	5	%	$V_0 = VDD - 3V$, $GRID1 \sim GRID6$
Output pull down resistor	RL		10		K	K1~K2



TM1637

Input current	II	-	-	±1	μΑ	VI = VDD / VSS
High-level input voltage	VIH	0.7 VDD	-		V	CLK, DIN
Low-level input voltage	VIL	-	-	0.3 VDD	V	CLK, DIN
Lagging voltage	VH	-	0.35	-	V	CLK, DIN
dynamic current loss	IDDdyn	-	-	5	mA	Non-loaded, display OFF

4. Switching character (Ta = -40 - +85°C, VDD = 4.5 - 5.5 V, Vss = 0 V)

Parameters	Symbol	Mini mum	Typical	Maxi mum	Unit	Test	condition
oscillation frequency	fosc	-	450	-	KHz		
	tPLZ	-	-	300	ns	CLI	K DIO
Transmission delay time	tPZL	-	-	100	ns	CL = 15pF, RL = 10K	
Di di	TTZH 1	1	-	2	μs	CL =	GRID1∼ GRID6
Rise time	TTZH 2			0.5	μs	300p F	SEG1∼ SEG8
Fall time	TTHZ		7	120	μs	CL = 300pF, Segn, Gridn	
Maximum clock frequency	Fmax		-	500	KHz		空比50% duty ratio
Input capacitance	CI	-	-	15	pF		-

5. Timing character (Ta = -40 - +85°C, VDD = 4.5 - 5.5 V, Vss = 0 V)

Parameters	Symbol	Minimu m	Typical	Maximu m	Unit	Test condition
Clock pulse width	PWCLK	400	-	-	ns	-
Data setup time	tSETUP	100	-	-	ns	-
Data hold time	tHOLD	100	-	-	ns	-
Waiting time	tWAIT	1	-	-	μs	CLK CLK

10 ©Titan Micro Electronics www.titanmec.com

