

4 Computer Architecture

4.1 MARIE – A Simple CPU Model

MARIE Architecture

- 16 bits word
- 4-bit opcode & 12-bit address

Registers

Type		Function
Accumulator	AC	General-purpose
Memory Address Register	MAR	Stores memory address
Memory Buffer Register	MBR	Holds data read from to written to memory
Instruction Register	IR	Current instruction
Program Counter	PC	Address of next instruction

Register Transfer Language (RTL)



	Fetch	Decode	Execute
Load X	1. $MAR \leftarrow PC$ 2. $MBR \leftarrow M[MAR]$ 3. $IR \leftarrow MBR$ 4. $PC \leftarrow PC + 1$	5. $MAR \leftarrow X$	6. $MBR \leftarrow M[MAR]$ 7. $AC \leftarrow MBR$
Store X			6. $MBR \leftarrow AC$ 7. $M[MAR] \leftarrow MBR$
Add X			6. $MBR \leftarrow M[MAR]$ 7. $AC \leftarrow AC + MBR$
Subt X			6. $MBR \leftarrow M[MAR]$ 7. $AC \leftarrow AC - MBR$
Jump X			6. $PC \leftarrow MAR$
JnS X			6. $MBR \leftarrow PC$ 7. $M[MAR] \leftarrow MBR$ 8. $AC \leftarrow MAR$ 9. $PC \leftarrow AC + 1$

** Control Signals switch on / off based on RTL step **

4.2 Basic Circuits

Arithmetic Circuits

→ Perform arithmetic operations (+, -)

Circuit	Properties																																																							
Adders / Half Adders	<ul style="list-style-type: none">Adding two one-bit numbers <table><thead><tr><th colspan="2">Input</th><th colspan="2">Output</th></tr><tr><th>A</th><th>B</th><th>Carry</th><th>Result</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td colspan="2">Gates:</td><td>AND</td><td>XOR</td></tr></tbody></table> 	Input		Output		A	B	Carry	Result	0	0	0	0	0	1	0	1	1	0	0	1	1	1	1	1	Gates:		AND	XOR																											
	Input		Output																																																					
A	B	Carry	Result																																																					
0	0	0	0																																																					
0	1	0	1																																																					
1	0	0	1																																																					
1	1	1	1																																																					
Gates:		AND	XOR																																																					
Full Adders	<ul style="list-style-type: none">Adding three one-bit numbers <table><thead><tr><th colspan="3">Input</th><th colspan="2">Output</th></tr><tr><th>A</th><th>B</th><th>C_{in}</th><th>C_{out}</th><th>Result</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td colspan="3">Gates:</td><td>AND</td><td>XOR</td></tr></tbody></table> 	Input			Output		A	B	C _{in}	C _{out}	Result	0	0	0	0	0	0	0	1	0	1	0	1	0	0	1	0	1	1	1	0	1	0	0	0	1	1	0	1	1	0	1	1	0	1	0	1	1	1	1	1	Gates:			AND	XOR
	Input			Output																																																				
A	B	C _{in}	C _{out}	Result																																																				
0	0	0	0	0																																																				
0	0	1	0	1																																																				
0	1	0	0	1																																																				
0	1	1	1	0																																																				
1	0	0	0	1																																																				
1	0	1	1	0																																																				
1	1	0	1	0																																																				
1	1	1	1	1																																																				
Gates:			AND	XOR																																																				
Ripper -Carry Adders	<ul style="list-style-type: none">Combine full adders like a chainPrevious bit C_{out} = Next bit C_{in}																																																							

Conversion Circuits

→ Converts input to certain outputs

Circuit	Properties				
Decoders	<ul style="list-style-type: none"> Activates only one output based on binary inputs n inputs & 2ⁿ outputs 				
Multiplexers	<ul style="list-style-type: none"> Choose the data inputs to activate <table border="1"> <tr><td>Selector 0</td><td>Follow input 0</td></tr> <tr><td>Selector 1</td><td>Follow input 1</td></tr> </table>	Selector 0	Follow input 0	Selector 1	Follow input 1
Selector 0	Follow input 0				
Selector 1	Follow input 1				

Sequential Circuits

→ Outputs depend on sequence of inputs & outputs

Circuit	Properties
Flip Flop / S/R Latch (Set/Reset)	<ul style="list-style-type: none"> Only one output can be activated at a time (loop constantly negates it) Used to store single bit data
D Flip Flop	<ul style="list-style-type: none"> Similar to S/R latch, but with a "clock" that selects the bit to store

4.3 CPU Construction

Components	Properties
Arithmetic Logic Unit (ALU)	<ul style="list-style-type: none"> Implements basic computation: <ul style="list-style-type: none"> ⇒ Addition, subtraction, multiplication ⇒ Comparison ⇒ Boolean operations ⇒ Shifting (update variables)
Registers	<ul style="list-style-type: none"> Collects all registers into a single circuit Implemented using n flip-flops (for n bits) With extra inputs(read & write)
Control Unit	<ul style="list-style-type: none"> Perform fetch-decode-execute cycle through control signals Function of control signals: <ul style="list-style-type: none"> ⇒ Read/write register ⇒ Read/write memory address ⇒ Perform operations in ALU <p>**refer to RTL section above**</p>

4.4 Memory

Memory Addressing

Type	Per memory location
Byte-addressable	One byte [8 bits]
Word-addressable	One word [16 bits]

RAM

- Made up of multiple chips
- Each chip has fixed size of L x W:
 - ⇒ L: number of locations
 - ⇒ W: number of bits per location
- 2K x 8:
 - = $2 \times 10^{10} \times 2^3$
 - = 2^{14} bits per chips

RAM Addressing

- RAM of 2^{17} locations
- Each address 17 bits long

010	110	00010010011
Row 2	Column 6	Byte 147

- Use MUX to select the chips

4.5 Input / Output Devices

- Each I/O device has its own registers

I/O Access Method

	Memory-mapped	Instructions-based
Address Space	Shared between memory and I/O	Individual for memory and I/O
Access	Regular instructions (MARIE)	Special instructions (In and Out)
Pros	<ul style="list-style-type: none"> No new instructions Simple 	<ul style="list-style-type: none"> Less logic to decode I/O addresses
Cons	<ul style="list-style-type: none"> I/O used up memory RAM available reduced 	<ul style="list-style-type: none"> More instructions (send data & perform)

I/O Perform

	Programmed	Interrupts
Function	Checks I/O at regular intervals	Notifies CPU for I/O requests & execute Interrupt Handlers
Pros	<ul style="list-style-type: none"> Simple Can control frequency of checking 	<ul style="list-style-type: none"> Fast
Cons	<ul style="list-style-type: none"> Must check periodically Slow Increased power usage 	<ul style="list-style-type: none"> Hard to work with different priorities (graphics card & mouse)

Interrupt Parts

Parts	Properties
Interrupt Signals	<ul style="list-style-type: none">• Notifies CPU and sets a bit in special register• Use fetch-decode-execute cycle• If bit set, call Handler
Interrupt Handlers	<ul style="list-style-type: none">• Must leave CPU in the same state as before• Run by context switch <p>⇒ Via shadow registers – CPU switches to separate registers</p> <p>⇒ Via programming – save previous location to memory</p>
Interrupt Vectors	<ul style="list-style-type: none">• Individual identification number for each device• CPU stores that number in special register• Handlers use it to jump to interrupt vectors (a list of subroutines)

Direct Memory Access (DMA)

- Improved version for interrupts
- CPU dedicate memory transfer to special controller
- CPU and DMA share same data bus (operate one at a time)