# Implementing RISC-V Processor in Hardware



#### The von Neumann Model


- Almost all modern computers are based on the von Neumann model (John von Neumann, 1945)
- Components:




- Main memory holds programs and their data
- Central processing unit accesses and processes memory values
- Input/output devices to communicate with the outside world

# Key Idea: Stored-Program Computer

- Express program as a sequence of coded instructions
- Memory holds both data and instructions
- CPU fetches, interprets, and executes successive instructions of the program




### Anatomy of a von Neumann Computer



#### **Instructions**

- Instructions are the fundamental unit of work
- Each instruction specifies:
  - An operation or opcode to be performed
  - Source operands and destination for the result
- In a von Neumann machine, instructions are executed sequentially
  - CPU logically implements this loop:
  - By default, the next PC is current PC + size of current instruction unless the instruction says otherwise




### Approach: Incremental Featurism


We'll implement datapaths for each instruction class individually, and merge them (using MUXes, etc)

#### Steps:

- ALU instructions
- Load & store instructions
- 3. Branch & jump instructions




### Multi-Ported Register File



### Register File Timing

#### 2 combinational READ ports, 1 clocked WRITE port




What if WA=RA1?

RD1 reads "old" value of Reg[RA1] until next clock edge!

### **Memory Timing**

- For now (lab 6), we will assume that our memories behave just like our register file in terms of timing.
  - Loads are combinational data is returned in the same clock cycle as load request.
  - Stores are clocked
  - In lab 6, you will see the memory module referred to as a magic memory since its not really realistic.
- Next week we will learn about various different memory models and their tradeoffs.
- In the design project, we will use realistic memories for our processor.

#### **ALU Instructions**



- What RISC-V instruction is represented by these 32 bits?
- Reference manual specifies the fields as follows:

```
■ opcode = 0110011 => opCode Op, R-type encoding
```

funct7 = 0000000


■ rd = 
$$00011$$
 => x3 ADD x3, x2, x1

$$rs1 = 00010$$
 =>  $x2$ 

$$rs2 = 00001 \Rightarrow x1$$

### Instruction Fetch/Decode

Use a counter to FETCH the next instruction: PROGRAM



- Use PC as memory address
- Add 4 to PC, load new value at end of cycle
- Fetch instruction from memory
  - Decode instruction:
  - Use some instruction fields directly (register numbers, immediate values)
  - Use opcode, funct3, and funct7 bits to generate control signals


# **ALU Instructions**

Differ only in the ALU op to be performed


Instruction	Description	Execution
ADD rd, rs1, rs2	Add	reg[rd] <= reg[rs1] + reg[rs2]
SUB rd, rs1, rs2	Sub	reg[rd] <= reg[rs1] - reg[rs2]
SLL rd, rs1, rs2	Shift Left Logical	reg[rd] <= reg[rs1] << reg[rs2]
SLT rd, rs1, rs2	Set if < (Signed)	reg[rd] <= (reg[rs1] < <sub>s</sub> reg[rs2]) ? 1:0
SLTU rd, rs1, rs2	Set if < (Unsigned)	reg[rd] <= (reg[rs1] < <sub>u</sub> reg[rs2]) ? 1:0
XOR rd, rs1, rs2	Xor	reg[rd] <= reg[rs1] ^ reg[rs2]
SRL rd, rs1, rs2	Shift Right Logical	$reg[rd] \le reg[rs1] >>_u reg[rs2]$
SRA rd, rs1, rs2	Shift Right Arithmetic	$reg[rd] \le reg[rs1] >>_s reg[rs2]$
OR rd, rs1, rs2	Or	reg[rd] <= reg[rs1]   reg[rs2]
AND rd, rs1, rs2	And	reg[rd] <= reg[rs1] & reg[rs2]

These instructions are grouped in a category called OP with fields (AluFunc, rd, rs1, rs2)

### Register-Register ALU Datapath



### Register-Register ALU Datapath




### **ALU Instructions**

#### with one Immediate operand


Instruction	Description	Execution
ADDI rd, rs1, immI	Add Immediate	reg[rd] <= reg[rs1] + immI
SLTI rd, rs1, immI	Set if < Immediate (Signed)	reg[rd] <= (reg[rs1] < <sub>s</sub> immI) ? 1:0
SLTIU rd, rs1, immI	Sef it < Immediate (Unsigned)	reg[rd] <= (reg[rs1] <u ?<br="" immi)="">1:0</u>
XORI rd, rs1, immI	Xor Immediate	reg[rd] <= reg[rs1] ^ immI
ORI rd, rs1, immI	Or Immediate	reg[rd] <= reg[rs1]   immI
ANDI rd, rs1, immI	And Immediate	reg[rd] <= reg[rs1] & immI
SLLI rd, rs1, immI	Shift Left Logical Immediate	reg[rd] <= reg[rs1] << immI
SRLI rd, rs1, immI	Shift Right Logical Immediate	reg[rd] <= reg[rs1] >>u immI
SRAI rd, rs1, immI	Shift Right Arithmetic Immediate	$reg[rd] \le reg[rs1] >>_s immI$

These instructions are grouped in a category called OPIMM with fields (AluFunc, rd, rs1, immI)


# Register-Immediate ALU Datapath



### Register-Immediate ALU Datapath



# Register-Immediate ALU Datapath




# Load and Store Instructions


Instruction	Description	Execution
LW rd, immI(rs1)	Load Word	reg[rd] <= mem[reg[rs1] + immI]
SW rs2, immS(rs1)	Store Word	mem[reg[rs1] + immS] <= reg[rs2]

LW and SW need to access memory for execution and thus, are required to compute an effective memory address


#### Load Instruction




#### Load Instruction



#### Store Instruction



#### Store Instruction



#### **Branch Instructions**


differ only in the aluBr operation they perform


Instruction	Description	Execution
BEQ rs1, rs2, immB	Branch =	pc <= (reg[rs1] == reg[rs2]) ? pc + immB : pc + 4
BNE rs1, rs2, immB	Branch !=	<pre>pc &lt;= (reg[rs1] != reg[rs2]) ? pc + immB : pc + 4</pre>
BLT rs1, rs2, immB	Branch < (Signed)	pc <= (reg[rs1] < <sub>s</sub> reg[rs2]) ? pc + immB : pc + 4
BGE rs1, rs2, immB	Branch ≥ (Signed)	pc <= (reg[rs1] $\geq_s$ reg[rs2]) ? pc + immB : pc + 4
BLTU rs1, rs2, immB	Branch < (Unsigned)	<pre>pc &lt;= (reg[rs1] &lt;<sub>u</sub> reg[rs2]) ? pc + immB : pc + 4</pre>
BGEU rs1, rs2, immB	Branch ≥ (Unsigned)	$pc \le (reg[rs1] \ge_u reg[rs2])$ ? $pc + immB$ : $pc + 4$

These instructions are grouped in a category called BRANCH with fields (brFunc, rs1, rs2, immB)


# **ALU for Branch Comparisons**

Like ALU but returns a Bool





#### **Branch Instructions**




# Remaining Instructions


Instruction	Description	Execution
JAL rd, immJ	Jump and Link	reg[rd] <= pc + 4 pc <= pc + immJ
JALR rd, immI(rs1)	Jump and Link Register	reg[rd] <= pc + 4 pc <= {(reg[rs1] + immI)[31:1], 1'b0}
LUI rd, immU	Load Upper Immediate	reg[rd] <= immU

Each of these instructions is in a category by itself and needs to extract different fields from the instruction. The jal and jalr instructions update both the pc and reg[rd].


#### Jalr Instruction



#### Jalr Instruction



### Single-Cycle RISC-V Processor



### Instruction decoder

- We need a function to extract the instruction type and the various fields for each type from a 32-bit instruction
- Fields we have identified so far are:
  - Instruction type: OP, OPIMM, BRANCH, JAL, JALR, LUI, LOAD, STORE, Unsupported
  - Function for alu: aluFunc
  - Function for brAlu: brFunc
  - Register fields: rd, rs1, rs2
  - Immediate constants: immI(12), immB(12), immJ(20), immU(20), immS(12) but each is used as a 32-bit value with proper sign extension

Notice that no instruction has all the fields

#### **Execute Function**

#### Inputs:

- Values read from register file
- Decoded instruction fields
- PC

#### Logic:

- ALU
- BrALU
- NextPC generation

#### Outputs:

- Destination register
- Data to write to register file or memory
- Address for load and store operations
- NextPC

#### RISC-V Inside

