6.004 Tutorial Problems L02 – RISC-V Assembly

Computational Instructions

R-type: Register-register instructions: opcode = OP = 0110011

| Arithmetic | Comparisons | Logical | Shifts |
|------------|-------------|--------------|---------------|
| ADD, SUB | SLT, SLTU | AND, OR, XOR | SLL, SRL, SRA |

Assembly instr: oper rd, rs1, rs2

Behavior: $reg[rd] \leftarrow reg[rs1]$ oper reg[rs2]

SLT – Set less than

SLTU – Set less than unsigned

SLL – Shift left logical

SRL – Shift right logical

SRA – Shift right arithmetic

I-type: Register-immediate instructions: with opcode = OP-IMM = 0010011

| Arithmetic | Comparisons | Logical | Shifts |
|------------|-------------|-----------------|------------------|
| ADDI | SLTI, SLTIU | ANDI, ORI, XORI | SLLI, SRLI, SRAI |

Assembly instr: oper rd, rs1, immI

Behavior: imm = signExtend(immI)

reg[rd] <= reg[rs1] oper imm

Same functions as R-type except SUBI is not needed.

Function is encoded in funct3 bits plus instr[30]. Instr[30] = 1 for SRAI. So SRLI and SRAI use same funct3 encoding.

immI is a 12 bit constant.

U-type: opcode = LUI or AUIPC = (01|00)10111

LUI – load upper immediate

AUIPC – add upper immediate to PC

Assembly instr: lui rd, immU

Behavior: $imm = \{immU,12'b0\}$

 $Reg[rd] \le imm$

For example lui x2, 2 would load register x2 with 0x2000. immU is a 20 bit constant.

Load Store Instructions

I-type: Load: with opcode = LOAD = 0000011

LW – load word

Assembly instr: lw rd, immI(rs1)

Behavior: imm = signExtend(immI)

 $Reg[rd] \le Mem[R[rs1] + imm]$

S-type: Store: opcode = STORE = 0100011

SW – store word

Assembly instr: sw rs2, immS(rs1)

Behavior: imm = signExtend(immS)

 $Mem[R[rs1] + imm] \le R[rs2]$

immS is a 12 bit constant.

Control Instructions

SB-type: Conditional Branches: opcode = 1100011

Assembly instr: oper rs1, rs2, label

Behavior: imm = distance to label in bytes = {immS[12:1],0}

 $pc \le (R[rs1] comp R[rs2]) ? pc + imm : pc + 4$

Compares register rs1 to rs2. If comparison is true then pc is updated with pc + imm, otherwise pc becomes pc + 4. Comparison type is defined by operation.

BEQ – branch if equal (==)

BNE – branch if not equal (!=)

BLT – branch if less than (<)

BGE – branch if greater than or equal (>=)

BLTU – branch if less than using unsigned numbers (< unsigned)

BGEU – branch if greater than or equal using unsigned numbers (>= unsigned)

UJ-type: Unconditional Jump: opcode = JAL = 1101111

Assembly instr: JAL rd, label

Behavior: $imm = distance to label in bytes = \{immU\{20:1\}, 0\}$

 $pc[rd] \le pc + 4$; $pc \le pc + imm$

I-type: Unconditional Jump: opcode = JALR = 1100111

Assembly instr: JALR rd, rs1, immI

Behavior: imm = signExtend(immI)

 $pc[rd] \le pc + 4$; $pc \le (R[rs1] + imm) & \sim 0x01$

(zero out the bottom bit of pc)

JAL – jump and link
JALR – jump and link register

immJ is a 20 bit constant (used by JAL) immI is a 12 bit constant (used bye JALR)

Common pseudoinstructions:

j label = jal x0, label (ignore return address)

li x1, 0x1000 = lui x1, 1 li x1, 0x1100 = lui x1, 1; addi x1, x1, 0x100 li x4, 3 = addi x4, x0, 3

mv x3, x2 = addi x3, x2, 0

beqz x1, target = beq x1, x0, target bneqz x1, target = bneq x1, x0, target

MIT 6.004 ISA Reference Card: Instructions

| | Instruction | Syntax | Description | Execution |
|---|-------------|---------------------|-----------------------------|--|
| JALR jalr rd, rs1, immJ Jump and Link Register reg[rd] <= pc + immJ reg[rd] <= pc + immJ reg[rd] <= pc + 4 pc <= {(reg[rs1] + immJ)[31:1], 1'b0} reg[rd] <= pc + 4 pc <= {(reg[rs1] + immJ)[31:1], 1'b0} reg[rd] <= pc <= (reg[rs1] + immJ)[31:1], 1'b0} reg[rd] <= pc <= (reg[rs1] + immJ)[31:1], 1'b0} reg[rd] reg[rs2] reg | LUI | lui rd, immU | Load Upper Immediate | reg[rd] <= immU << 12 |
| JALR | JAL | jal rd, immJ | Jump and Link | reg[rd] <= pc + 4 |
| BEQ beq rs1, rs2, immB Branch if = pc <= ([reg[rs1] + immJ)[31:1], 1'b0] | | | | pc <= pc + immJ |
| BEQ | JALR | jalr rd, rs1, immJ | Jump and Link Register | reg[rd] <= pc + 4 |
| BNE | | | | |
| BNE | BEQ | beq rs1, rs2, immB | Branch if = | pc <= (reg[rs1] == reg[rs2]) ? pc + immB |
| BIT | | | | |
| BIT | BNE | bne rs1, rs2, immB | Branch if ≠ | pc <= (reg[rs1] != reg[rs2]) ? pc + immB |
| BGE bge rs1, rs2, immB Branch if ≥ (Signed) pc <= (reg[rs1] >= reg[rs2]) ? pc + imm | | | | : pc + 4 |
| BGE bge rs1, rs2, imm8 Branch if ≥ (Signed) pc <= (reg[rs1] >= reg[rs2]) ? pc + imm | BLT | blt rs1, rs2, immB | Branch if < (Signed) | $pc \le (reg[rs1] \le reg[rs2])$? $pc + immB$ |
| BETU | | | | |
| BITU | BGE | bge rs1, rs2, immB | Branch if \geq (Signed) | $pc \le (reg[rs1] \ge reg[rs2]) ? pc + immB$ |
| BGEU bgeu rs1, rs2, immB Branch if ≥ (Unsigned) pc <= (reg[rs1] >= u reg[rs2]) ? pc + imm c reg[rs1] >= u reg[rs2] ? pc + imm c reg[rs2] reg[rs2] ? pc + imm reg[rs2] reg[rs2] ? pc + imm reg[rs2] | | | | |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | BLTU | bltu rs1, rs2, immB | Branch if < (Unsigned) | $pc \le (reg[rs1] \le reg[rs2])$? $pc + immB$ |
| Sum | | | | : pc + 4 |
| Load Word | BGEU | bgeu rs1, rs2, immB | Branch if \geq (Unsigned) | $pc \le (reg[rs1] >=_u reg[rs2]) ? pc + immB$ |
| SW sw rs2, immS(rs1) Store Word mem[reg[rs1] + immS] <= reg[rs2] ADDI addi rd, rs1, immI Add Immediate reg[rd] <= reg[rs1] + immI | | | | |
| Add | | lw rd, immI(rs1) | | |
| SLTI slti rd, rs1, immI Compare < Immediate (Signed) reg[rd] <= (reg[rs1] < _s immI) ? 1 : 0 SLTIU sltiu rd, rs1, immI Compare < Immediate (Unsigned) | | | | |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | |
| XORI | | | | |
| ORI ori rd, rs1, immI Or Immediate reg[rd] <= reg[rs1] immI ANDI andi rd, rs1, immI And Immediate reg[rd] <= reg[rs1] & immI | | | | |
| And Immediate | | | | |
| SLLI s1li rd, rs1, immI Shift Left Logical Immediate reg[rd] <= reg[rs1] << immI SRLI srli rd, rs1, immI Shift Right Logical Immediate reg[rd] <= reg[rs1] >>_u immI SRAI srai rd, rs1, immI Shift Right Arithmetic Immediate reg[rd] <= reg[rs1] >>_u immI ADD add rd, rs1, rs2 Add reg[rd] <= reg[rs1] >>_s immI ADD sub rd, rs1, rs2 Subtract reg[rd] <= reg[rs1] + reg[rs2] | | | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | |
| ADD add rd, rs1, rs2 Add reg[rd] <= reg[rs1] + reg[rs2] SUB sub rd, rs1, rs2 Subtract reg[rd] <= reg[rs1] + reg[rs2] SLL sl1 rd, rs1, rs2 Shift Left Logical reg[rd] <= reg[rs1] <= reg[rs2] SLT slt rd, rs1, rs2 Compare < (Signed) reg[rd] <= (reg[rs1] <= (reg[rs2]) ? 1 : SLTU slturd, rs1, rs2 Compare < (Unsigned) reg[rd] <= (reg[rs1] <= (reg[rs2]) ? 1 : XOR xor rd, rs1, rs2 Xor reg[rd] <= reg[rs1] ^* reg[rs2] SRL sr1 rd, rs1, rs2 Shift Right Logical reg[rd] <= reg[rs1] >**u reg[rs2] SRA sra rd, rs1, rs2 Shift Right Arithmetic reg[rd] <= reg[rs1] >**a reg[rs2] OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] >**a reg[rs2] | | srli rd, rs1, immI | | $reg[rd] \leftarrow reg[rs1] >>_u immI$ |
| SUB sub rd, rs1, rs2 Subtract reg[rd] <= reg[rs1] - reg[rs2] SLL sl1 rd, rs1, rs2 Shift Left Logical reg[rd] <= reg[rs1] << reg[rs2] | | | | |
| SLL sll rd, rs1, rs2 Shift Left Logical reg[rd] <= reg[rs1] << reg[rs2] SLT slt rd, rs1, rs2 Compare < (Signed) | | add rd, rs1, rs2 | Add | reg[rd] <= reg[rs1] + reg[rs2] |
| SLT slt rd, rs1, rs2 Compare < (Signed) reg[rd] <= (reg[rs1] < _s reg[rs2]) ? 1 : SLTU sltu rd, rs1, rs2 Compare < (Unsigned) | | sub rd, rs1, rs2 | | |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | | sll rd, rs1, rs2 | | |
| XOR xor rd, rs1, rs2 Xor reg[rd] <= reg[rs1] ^ reg[rs2] SRL sr1 rd, rs1, rs2 Shift Right Logical reg[rd] <= reg[rs1] > _u reg[rs2] SRA sra rd, rs1, rs2 Shift Right Arithmetic reg[rd] <= reg[rs1] > _s reg[rs2] OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] reg[rs2] | | | | $reg[rd] \leftarrow (reg[rs1] \leftarrow reg[rs2]) ? 1 : 0$ |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | SLTU | sltu rd, rs1, rs2 | Compare < (Unsigned) | $reg[rd] \leftarrow (reg[rs1] \leftarrow (reg[rs2]) ? 1 : 0$ |
| SRA sra rd, rs1, rs2 Shift Right Arithmetic reg[rd] <= reg[rs1] >> reg[rs2] OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] reg[rs2] | | xor rd, rs1, rs2 | | |
| OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] reg[rs2] | | srl rd, rs1, rs2 | Shift Right Logical | $reg[rd] \leftarrow reg[rs1] >>_u reg[rs2]$ |
| 02 12 102 1 | SRA | sra rd, rs1, rs2 | Shift Right Arithmetic | $reg[rd] \leftarrow reg[rs1] >>_s reg[rs2]$ |
| AND and rd, rs1, rs2 And reg[rd] <= reg[rs1] & reg[rs2] | OR | or rd, rs1, rs2 | Or | reg[rd] <= reg[rs1] reg[rs2] |
| | AND | and rd, rs1, rs2 | And | reg[rd] <= reg[rs1] & reg[rs2] |

MIT 6.004 ISA Reference Card: Pseudoinstructions

| Pseudoinstruction | Description | Execution |
|----------------------|----------------------------------|---|
| li rd, constant | Load Immediate | reg[rd] <= constant |
| mv rd, rs1 | Move | reg[rd] <= reg[rs1] + 0 |
| not rd, rs1 | Logical Not | reg[rd] <= reg[rs1] ^ -1 |
| neg rd, rs1 | Arithmetic Negation | reg[rd] <= 0 - reg[rs1] |
| j label | Jump | pc <= label |
| jal label | Jump and Link (with ra) | reg[ra] <= pc + 4 |
| | | pc <= label |
| jr rs | Jump Register | pc <= reg[rs1] & ~1 |
| jalr rs | Jump and Link Register (with ra) | reg[ra] <= pc + 4 |
| | | pc <= reg[rs1] & ~1 |
| ret | Return from Subroutine | pc <= reg[ra] |
| bgt rs1, rs2, label | Branch > (Signed) | $pc \le (reg[rs1] >_s reg[rs2]) ? label : pc + 4$ |
| ble rs1, rs2, label | $Branch \leq (Signed)$ | $pc \le (reg[rs1] \le reg[rs2])$? label : $pc + 4$ |
| bgtu rs1, rs2, label | Branch > (Unsigned) | $pc \le (reg[rs1] >_s reg[rs2])$? label : $pc + 4$ |
| bleu rs1, rs2, label | $Branch \leq (Unsigned)$ | $pc \leftarrow (reg[rs1] \leftarrow s reg[rs2])$? label : $pc + 4$ |
| beqz rs1, label | Branch = 0 | pc <= (reg[rs1] == 0) ? label : pc + 4 |
| bnez rs1, label | Branch $\neq 0$ | pc <= (reg[rs1] != 0) ? label : pc + 4 |
| bltz rs1, label | Branch < 0 (Signed) | $pc \le (reg[rs1] \le 0)$? label : $pc + 4$ |
| bgez rs1, label | Branch ≥ 0 (Signed) | $pc \le (reg[rs1] \ge 0)$? label : $pc + 4$ |
| bgtz rs1, label | Branch > 0 (Signed) | $pc \le (reg[rs1] >_s 0)$? label : $pc + 4$ |
| blez rs1, label | Branch ≤ 0 (Signed) | $pc \le (reg[rs1] \le 0)$? label : $pc + 4$ |

MIT 6.004 ISA Reference Card: Calling Convention

| Registers | Symbolic names | Description | Saver |
|-----------|----------------|--------------------------------------|--------|
| x0 | zero | Hardwired zero | _ |
| x1 | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| х3 | gp | Global pointer | _ |
| x4 | tp | Thread pointer | _ |
| x5-x7 | t0-t2 | Temporary registers | Caller |
| x8-x9 | s0-s1 | Saved registers | Callee |
| x10-x11 | a0-a1 | Function arguments and return values | Caller |
| x12-x17 | a2-a7 | Function arguments | Caller |
| x18-x27 | s2-s11 | Saved registers | Callee |
| x28-x31 | t3-t6 | Temporary registers | Caller |

MIT 6.004 ISA Reference Card: Instruction Encodings

| 31 | 25 | 24 | 20 | 19 | 15 | 14 12 | 11 | 7 | 6 | 0 | |
|-----------------------|------------------|----|-------------------------------|----|------|---------|-----|--------|--------|--------|--------|
| funct7 | | rs | 32 | r | s1 | funct3 | 1 | d | ope | ode | R-type |
| imr | n[11: | 0] | | r | s1 | funct3 | 1 | ·d | ope | ode | I-type |
| imm[11:5] | | rs | s2 | r | s1 | funct3 | imn | n[4:0] | ope | code | S-type |
| imm[12 10:5 | imm[12 10:5] rs2 | | m[12 10:5] rs2 rs1 funct3 imn | | imm[| 4:1 11] | ope | ode | B-type | | |
| imm[31:12] | | | | | | 1 | ·d | ope | ode | U-type | |
| imm[20 10:1 11 19:12] | | | | | | 1 | d | ope | ode | J-type | |

| DITOOT | - | T | α . | (3 FTT | | |
|---------|------|-------------|-----|-----------|-------|--------|
| H.V.321 | Base | Instruction | Set | (IVIII I | 6.004 | subset |

| | rd | 0110111 | LUI | | | |
|--------------|----------------|---------|---------|-------------|---------|-------|
| in | m[20 10:1 11 1 | rd | 1101111 | JAL | | |
| | imm[11:0] | | 000 | rd | 1100111 | JALR |
| imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | 1100011 | BEQ |
| imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | 1100011 | BNE |
| imm[12 10:5] | rs2 | rs1 | 100 | imm[4:1 11] | 1100011 | BLT |
| imm[12 10:5] | rs2 | rs1 | 101 | imm[4:1 11] | 1100011 | BGE |
| imm[12 10:5] | rs2 | rs1 | 110 | imm[4:1 11] | 1100011 | BLTU |
| imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | 1100011 | BGEU |
| imm[11: | 0] | rs1 | 010 | rd | 0000011 | LW |
| imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | 0100011 | SW |
| imm[11: | | rs1 | 000 | rd | 0010011 | ADDI |
| imm[11: | 0] | rs1 | 010 | rd | 0010011 | SLTI |
| | imm[11:0] | | 011 | rd | 0010011 | SLTIU |
| | | | 100 | rd | 0010011 | XORI |
| | imm[11:0] | | 110 | rd | 0010011 | ORI |
| imm[11: | | rs1 | 111 | rd | 0010011 | ANDI |
| 0000000 | shamt | rs1 | 001 | rd | 0010011 | SLLI |
| 0000000 | shamt | rs1 | 101 | rd | 0010011 | SRLI |
| 0100000 | shamt | rs1 | 101 | rd | 0010011 | SRAI |
| 0000000 | rs2 | rs1 | 000 | rd | 0110011 | ADD |
| 0100000 | rs2 | rs1 | 000 | rd | 0110011 | SUB |
| 0000000 | rs2 | rs1 | 001 | rd | 0110011 | SLL |
| 0000000 | rs2 | rs1 | 010 | rd | 0110011 | SLT |
| 0000000 | rs2 | rs1 | 011 | rd | 0110011 | SLTU |
| 0000000 | rs2 | rs1 | 100 | rd | 0110011 | XOR |
| 0000000 | rs2 | rs1 | 101 | rd | 0110011 | SRL |
| 0100000 | rs2 | rs1 | 101 | rd | 0110011 | SRA |
| 0000000 | rs2 | rs1 | 110 | rd | 0110011 | OR |
| 0000000 | rs2 | rs1 | 111 | rd | 0110011 | AND |

Note: A small subset of essential problems are marked with a red star (\star). We especially encourage you to try these out before recitation.

Problem 1.

Compile the following expressions to RISCV assembly. Assume a is stored at address 0x1000, b is stored at 0x1004, and c is stored at 0x1008.

1.
$$a = b + 3c$$
;

2. if
$$(a > b) c = 17$$
; *

3.
$$sum = 0;$$

for (i = 0; i < 10; i = i+1) sum += i;

Problem 2. ★

Compile the following expression assuming that a is stored at address 0x1100, and b is stored at 0x1200, and c is stored at 0x2000. Assume a, b, and c are arrays whose elements are stored in consecutive memory locations.

for
$$(i = 0; i < 10; i = i+1) c[i] = a[i] + b[i];$$

Problem 3.

Hand assemble the following sequence of instructions into its equivalent binary encoding.

loop: addi x1, x1, -1 ★ bnez x1, loop

Problem 4.

A) Assume that the registers are initialized to: x1=8, x2=10, x3=12, x4=0x1234, x5=24 before execution of each of the following assembly instructions. For each instruction, provide the value of the specified register or memory location. If your answers are in hexadecimal, make sure to prepend them with the prefix 0x.

1. SLL x6, x4, x5 **Value of x6:** _____ ★

2. ADD x7, x3, x2 **Value of x7:** _____

3. ADDI x8, x1, 2 **Value of x8:** _____

4. SW x2, 4(x4) Value stored: _____ at address: ____ *

B) Assume X is at address 0x1CE8

li x1, 0x1CE8 lw x4, 0(x1) blt x4, x0, L1 addi x2, x0, 17 beq x0, x0, L2

Value left in x4?

L1: srai x2, x4, 4

X: .word 0x87654321

Value left in x2?

Problem 5.

Compile the following Fibonacci implementation to RISCV assembly.

```
# Reference Fibonacci implementation in Python def fibonacci_iterative(n): if n == 0: return 0  
n == 1  
x, y = 0, 1  
while n > 0: # Parallel assignment of x and y # The new values for x and y are computed at the same time, and then # the values of x and y are updated afterwards  
x, y = y, x + y  
n == 1 return y
```