# 1 /10 2 /15 3 /13 4 /16 5 /14 6 /18

# MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

# **6.004 Computation Structures** Fall 2019

### **Practice Quiz #1A**

(adapted from Quiz #1 and Quiz #2 Spring 2018)

Name	Athena login name	Score	
Recitation section			
☐ WF 11, 35-308 (Silvina)	☐ WF 12, 35-308 (Silvina)		
□ WF 1, 38-166 (Andy)	☐ None (pick up quiz in 32-G846)		

**Please enter your name, Athena login name, and recitation section above.** Enter your answers in the spaces provided below. Show your work for partial credit. You can use the extra white space and the backs of the pages for scratch work.

### **Problem 1. Binary Arithmetic (10 points)**

(A)	(4 points)	What is $\sim (0x5A)$	^ 0x3D, where	~ is bitwise	NOT and	^ is bitwise	XOR? I	Provide
	your result	in both binary and	d hexadecimal.					

Result in binary (0b):_	
Result in hexadecimal (0x):_	

(B) (4 points) What is 15 in 8-bit 2's complement notation? What is -22 in 8-bit 2's complement notation? Show how to compute 15-22 using 2's complement addition. What is the result in 8-bit 2's complement notation?

15 in 8-bit 2's complement notation (0b):_	
-22 in 8-bit 2's complement notation (0b):_	
•	
15–22 in 8-bit 2's complement notation (show your work) (0b):	

(C) (2 points) What range of numbers encoded using two's complement representation can be expressed using 5 bits? Provide your answer in decimal.

Smallest 5-bit two's complement number (in decimal):\_\_\_\_\_

Largest 5-bit two's complement number (in decimal):\_\_\_\_\_

6.004 Fall 2019 - 1 of 13 - Practice Quiz #1A

### Problem 2. Assembly Language (15 points)

For the RISC-V instruction sequences below, provide the hex values of the specified registers after each sequence has been executed. Assume that each sequence execution ends when it reaches the unimp instruction. Also assume that all registers are initialized to 0 before execution of each sequence begins.

### (A) (7 points)

```
. = 0x0
    li x11, 0x400
    lw x11, 0x0(x11)
    bge x11, x0, L1
    xori x12, x11, 0xfff
    j end

L1: srli x12, x11, 8
    end: unimp

. = 0x400
X: .word 0xC0C0A0A0
```

### (B) (8 points)

### Problem 3. RISC-V Assembly and Calling Conventions (13 points)

For each of the code segments below, specify whether or not the RISC-V assembly code properly implements the desired functionality described in C and satisfies the RISC-V calling convention. If either the functionality *or* the calling convention are not satisfied, then provide code that is functionally correct and satisfies the calling convention.

Note that 'g' refers to another function whose specification is not provided to you. Also, note that there may be multiple errors in the code. You should correct them all.

(A) (7 points)

```
Assembly code produces expected results
                                      and follows calling convention:
int f(int a, int b) {
   return g(a + b, b) + a;
                                                                   YES
                                                                        NO
}
                                     If not, provide correct code here:
f:
     mv s1, a0
     add a0, a1, a0
     jal ra, g
     add a0, a0, s1
     ret
g:
```

6.004 Fall 2019 - 3 of 13 - Practice Quiz #1A

# (B) (6 points)

```
int f(int a, int b, bool c) {
   if (c) return a * 2;
   else return a - b;
}

f: bnez a2, L1
   slli a0, a0, 2
   ret

L1: sub a0, a1, a0
   ret

Assembly code produces expected results and follows calling convention:

YES NO

If not, provide correct code here:
```

### **Problem 4. Procedures and Stacks (16 points)**

You are given an incomplete listing of a C procedure and its f: bge a0, a1, L3 translation to RISC-V assembly code (shown on the right): addi sp, sp, -12 sw a0, 0(sp) int f(int a, int b) { **if** (a < b) sw a1, 4(sp) return ???; sw ra, 8(sp)L1: addi a0, a0, 1 return a | b; addi a1, a1, -1 } jal ra, f lw t0, 0(sp) (A) (3 points) Give the HEX encoding of the 'sw ra, 8(sp)' lw t1, 4(sp) instruction. lw ra, 8(sp) L2: addi sp, sp, 12 xor t0, t0, t1 or a0, a0, t0 jr ra

Hex encoding of sw ra, 8(sp): 0x \_\_\_\_\_

(B) (3 points) What is the missing C expression corresponding to the '???' in the above program?

(give C code expression)

L3: or a0, a0, a1 ir ra

(C) (2 points) How many words are stored on the stack every time we want to execute function f recursively?

Number of words pushed onto the stack for each recursive call to f?


The program's initial call to function **f** occurs outside of the function **Memory Contents** definition via the instruction 'jal ra, f'. The program is interrupted Addr Data at an execution (not necessarily the first) of function f, just prior to the execution of the addi sp, sp, 12 instruction at label L2. The 0xF30 0x01 diagram on the right shows the contents of a region of memory. All 0xF34 0x05 addresses and data values are shown in hex. The current value in the 0xF38 0x05 SP register is 0xF40 and points to the location shown in the diagram. 0xF3C 0x124 (D) (3 points) What are the arguments to the *original* call to f? Write  $SP \rightarrow$ 0xF40 0x04 CAN'T TELL if you can't tell. 0xF44 0x06 0xF48 0x124 **Original arguments to f, a = \_\_\_\_\_; b = \_\_\_\_\_** 0xF4C 0x03 0xF50 0x07 (E) (3 points) What are the arguments to the *current* call to f? Write 0xF54 0xA08 CAN'T TELL if you can't tell. 0xF58 0x02 0xF5C 0x08 **Current arguments to f, a = \_\_\_\_\_; b = \_\_\_\_\_** 

(F) (2 points) What value was in SP just prior to the initial call to f?

Initial contents of SP: 0x \_\_\_\_\_

### **Problem 5. Static Discipline (14 points)**

The Q-module shown to the right has two inputs carrying voltages  $V_A$  and  $V_B$  and a single output carrying  $V_C$ . The output  $V_C$  is 1 volt if the sum of the input voltages,  $V_A + V_B$ , has been more that 4 volts for at least 10 ns; it will be 5 volts if  $V_A + V_B$ , has been less than 3 volts for at least 10 ns; and otherwise is at some undetermined voltage between 0 and 5 volts.



To summarize: after inputs have been stable for 10ns,

$$V_C = \begin{cases} & 1 \ volt & \text{if} \ V_A + V_B > 4 \ volts \\ & 5 \ volts & \text{if} \ V_A + V_B < 3 \ volts \\ & 0 \leq ??? \leq 5 \ volts & \text{otherwise} \end{cases}$$

You may assume that no negative voltages are used in the circuits of this problem.

In this problem, you will explore the possibility of using the Q-module as the basis for a new family of logic devices. To this end, we need a convention for representing logic values (0 and 1) as voltages. This convention should yield acceptably large noise margins. In particular, it should maximize **noise immunity, defined as the width of the smaller of the two noise margins**.

(A) (2 points) Suppose constant voltages are applied to the  $V_A$  and  $V_B$  input terminals of a Q-module, and an output voltage of 5 volts is measured at  $V_C$  after 20 ns. Assuming the Q-module obeys the above specification, what can you conclude about the sum  $V_A+V_B$  of the input voltages? Choose the best answer.

C1:  $V_A+V_B < 3$  volts


C2:  $V_A+V_B \le 4$  volts

C3: None of the above.

Best conclusion about V<sub>A</sub>+V<sub>B</sub> (circle one): C1 ... C2 ... C3

6.004 Fall 2019 - 7 of 13 - Practice Quiz #1A

You begin by exploring configurations of the Q-module that will perform as an inverter. You consider two different inverter proposals:



(B) (8 points) Select the proposal that gives the best noise immunity, and specify parameters for an appropriate logic mapping and the resulting noise immunity.

	Best proposal (1 or 2):		
Values for $V_{OL}$ :; $V_{IL}$ : _	; V <sub>IH</sub> :; V <sub>OH</sub> :		
	Noise immunity:		

Next, you consider logic mappings that allow using a single Q-module directly as a 2-input combinational device, as depicted to the right. Your goal is to find a set of logic mapping parameters for which the 2-input circuit at the right computes a useful logic function, and does so with acceptable noise margins.



(C) (2 points) Consider a logic convention for which a Q-module can serve as a logic device computing an interesting (non-constant) function of its inputs and that maximizes the noise immunity. Specify the resulting noise immunity.

Noise immunity: \_\_\_\_volts

(D) (2 points) Identify the function computed by the single Q-module given the above convention, by specifying a Boolean expression for C in terms of inputs A and B.

Boolean expression for computed function:

# Problem 6. Boolean Algebra and Combinational Logic (18 points)


(A) (6 points) Simplify the following Boolean expressions by finding a minimal sum-of-products expression for each one. (*Note:* These expressions can be reduced into a minimal SOP by repeatedly applying the Boolean algebra properties we saw in lecture.)

1. 
$$\overline{(a+b\cdot \bar{c})}\cdot d+c$$

2. 
$$a \cdot \overline{(b+c)}(c+a)$$

(B) (6 points) The following Minispec function f performs a basic operation using a and b. We want f2 to implement the same function as f. Fill in the blank in f2 to make the two functions equivalent. Use a single expression. Assume n is a power of 2.

(C) (6 points) Show that the half-adder device (HA) shown below can be used to implement any combinational circuit by implementing an inverter, an AND gate, and an OR gate using only half-adder circuits. Make sure to clearly label the output. You may tie inputs to 1 or 0 if necessary, and may use multiple half-adder circuits.




Logic diagram of inverter implementation using half-adders:

Logic diagram of AND gate implementation using half-adders:

Logic diagram of OR gate implementation using half-adders:


### Problem 7. CMOS Logic (14 points)

Muxes are used often so it is important to optimize them. In this problem you will design several variants of a 1-bit, 2-to-1 mux (shown to the right) using CMOS gates, and will compare their costs in number of transistors.




**Note:** Remember that a CMOS gate consists of an output node connected to a *single* pFET-based pullup circuit and a *single* nFET-based pulldown circuit. Gates obtained by combining multiple CMOS gates are not a CMOS gate.

(A) (2 points) Consider the implementation shown below, which uses two AND gates and an OR gate. Because a single CMOS gate cannot implement AND or OR, each AND gate is implemented with a CMOS NAND gate followed by a CMOS inverter, and the OR gate is implemented with a CMOS NOR gate followed by a CMOS inverter. How many transistors does this implementation have?



Number of transistors in mux: \_\_\_\_

(B) (4 points) Consider the implementation shown below, which uses three instances of gate F. Find the Boolean expression for F. If F can be built using a single CMOS gate, draw its CMOS implementation. Otherwise, give a convincing explanation for why F cannot be implemented as a CMOS gate. How many transistors does this implementation have?




$$\mathbf{F}(\mathbf{x},\mathbf{y}) = \underline{\hspace{1cm}}$$

Draw CMOS gate that implements F or explain why it cannot be built.

Number of transistors in mux (if F can be built as a CMOS gate): \_\_\_\_\_

(C) (4 points) Consider the implementation shown below, which uses gate G. Find the Boolean expression for G. If G can be built using a single CMOS gate, draw its CMOS implementation. Otherwise, give a convincing explanation for why G cannot be implemented as a CMOS gate. How many transistors does this implementation have?




G(x,y,t)	) =

Draw CMOS gate that implements G or explain why it cannot be built.

Number of transistors in mux (if G can be built as a CMOS gate):	Number of	of transistors	in mux (if G car	n be built as a C	CMOS gate):	
--	-----------	----------------	------------------	-------------------	-------------	--

(D) (4 points) Consider the implementation shown below, which uses gate H. Find the Boolean expression for H. If H can be built using a single CMOS gate, draw its CMOS implementation. Otherwise, give a convincing explanation for why H cannot be implemented as a CMOS gate. How many transistors does this implementation have?



$$\mathbf{H}(\mathbf{a},\mathbf{b},\mathbf{s},\mathbf{t}) = \underline{\phantom{a}}$$

Draw CMOS gate that implements H or explain why it cannot be built.

Number of transistors in mux (if H can be built as a CMOS gate): \_\_\_\_\_

### **END OF QUIZ 1!**

6.004 Fall 2019 - 13 of 13 - Practice Quiz #1A