MIT 6.004 ISA Reference Card: Instructions

LUI	Instruction	Syntax	Description	Execution
JALR jalr rd, offset(rs1) Jump and Link Register reg[rd] <= pc + 4 pc <= (reg[rs1] + offset)[31:1], 1'b0) BEQ beq rs1, rs2, label Branch if = pc <= (reg[rs1] == reg[rs2]) ? label pc <= (reg[rs1] != reg[rs2]) ? label pc <= (reg[rs1]	LUI	lui rd, luiConstant	Load Upper Immediate	reg[rd] <= luiConstant « 12
JALR	JAL	jal rd, label	Jump and Link	reg[rd] <= pc + 4
BEQ beq rs1, rs2, label Branch if = pc <= ((reg[rs1] = reg[rs2])? label ; pc + 4				pc <= label
BEQ beq rs1, rs2, label Branch if =	JALR	<pre>jalr rd, offset(rs1)</pre>	Jump and Link Register	
BNE bne rs1, rs2, label Branch if ≠ pc <= (reg[rs1] != reg[rs2]) ? label : pc + 4				<pre>pc <= {(reg[rs1] + offset)[31:1], 1'b0}</pre>
BNE bne rs1, rs2, label Branch if ≠	BEQ	beq rs1, rs2, label	Branch if =	<pre>pc <= (reg[rs1] == reg[rs2]) ? label</pre>
BIT				
BIT BIT BIT Branch if < (Signed) pc <= (reg[rs1] <_s reg[rs2]) ? label pc + 4	BNE	bne rs1, rs2, label	Branch if ≠	
BGE bge rs1, rs2, label Branch if ≥ (Signed) pc <= (reg[rs1] >=, reg[rs2]) ? label pc + 4				: pc + 4
BGE Bge rs1, rs2, label Branch if ≥ (Signed) pc <= (reg[rs1] >= reg[rs2]) ? label pc + 4	BLT	blt rs1, rs2, label	Branch if < (Signed)	pc <= (reg[rs1] \leq reg[rs2]) ? label
SETU Bltu sti st				
BGEU bgeu rs1, rs2, label Branch if < (Unsigned) pc <= (reg[rs1] < u reg[rs2]) ? label : pc + 4 BGEU bgeu rs1, rs2, label Branch if ≥ (Unsigned) pc <= (reg[rs1] >= u reg[rs2]) ? label : pc + 4 LW lw rd, offset(rs1) Load Word reg[rd] <= mem[reg[rs1] + offset] = pc + 4 LW sw rs2, offset(rs1) Store Word mem[reg[rs1] + offset] <= reg[rs2] ADDI addi rd, rs1, constant Compare < Immediate (Signed) reg[rd] <= reg[rs1] + constant	BGE	bge rs1, rs2, label	Branch if \geq (Signed)	$pc \le (reg[rs1] >=_s reg[rs2])$? label
Section Sec				
BGEU Bgeu rs1, rs2, label Branch if ≥ (Unsigned) pc <= (reg[rs1] >= u reg[rs2]) ? label : pc + 4	BLTU	bltu rs1, rs2, label	Branch if < (Unsigned)	$pc \leftarrow (reg[rs1] \leftarrow reg[rs2])$? label
LW				·
LWlw rd, offset(rs1)Load Wordreg[rd] <= mem[reg[rs1] + offset]SWsw rs2, offset(rs1)Store Wordmem[reg[rs1] + offset] <= reg[rs2]	BGEU	bgeu rs1, rs2, label	Branch if \geq (Unsigned)	$pc \le (reg[rs1] \ge u reg[rs2])$? label
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				
ADDI addi rd, rs1, constant Add Immediate reg[rd] <= reg[rs1] + constant SLTI slti rd, rs1, constant Compare < Immediate (Signed)		<pre>lw rd, offset(rs1)</pre>		reg[rd] <= mem[reg[rs1] + offset]
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		sw rs2, offset(rs1)		<pre>mem[reg[rs1] + offset] <= reg[rs2]</pre>
SLTIU sltiu rd, rs1, constant Compare < Immediate (Unsigned) reg[rd] <= (reg[rs1] <u 0<="" 1="" :="" ?="" constant)="" th=""> XORI xori rd, rs1, constant Xor Immediate reg[rd] <= reg[rs1] ^ constant</u>		addi rd, rs1, constant	Add Immediate	
XORIxori rd, rs1, constantXor Immediatereg[rd] <= reg[rs1] ^ constantORIori rd, rs1, constantOr Immediatereg[rd] <= reg[rs1] constant	1.0	slti rd, rs1, constant	Compare < Immediate (Signed)	
ORI ori rd, rs1, constant Or Immediate reg[rd] <= reg[rs1] constant ANDI andi rd, rs1, constant And Immediate reg[rd] <= reg[rs1] & constant		sltiu rd, rs1, constant	Compare < Immediate (Unsigned)	$reg[rd] \leftarrow (reg[rs1] \leftarrow (constant) ? 1 : 0$
ANDI andi rd, rs1, constant And Immediate reg[rd] <= reg[rs1] & constant SLII slli rd, rs1, constant Shift Left Logical Immediate reg[rd] <= reg[rs1] \(\) constant SRII srli rd, rs1, constant Shift Right Logical Immediate reg[rd] <= reg[rs1] \(\) constant SRAI srai rd, rs1, constant Shift Right Arithmetic Immediate reg[rd] <= reg[rs1] \(\) s_s constant ADD add rd, rs1, rs2 Add reg[rd] <= reg[rs1] + reg[rs2] SUB sub rd, rs1, rs2 Subtract reg[rd] <= reg[rs1] - reg[rs2] SLII rd, rs1, rs2 Shift Left Logical reg[rd] <= reg[rs1] \(\) reg[rs2] SIT slt rd, rs1, rs2 Compare < (Signed) reg[rd] <= (reg[rs1] \(\) s reg[rs2]) ? 1 : 0 SITU sltu rd, rs1, rs2 Compare < (Unsigned) reg[rd] <= (reg[rs1] \(\) reg[rs2] ? 1 : 0 SITU srd, rs1, rs2 Shift Right Logical reg[rd] <= reg[rs1] \(\) reg[rs2] SIT reg[rs2] SRA srard, rs1, rs2 Shift Right Arithmetic reg[rd] <= reg[rs1] \(\) reg[rs2] \(\) reg[rs2] Or reg[rd] <= reg[rs1] \(\) reg[rs2] \(\) reg[rs2]	XORI	xori rd, rs1, constant	Xor Immediate	reg[rd] <= reg[rs1] ^ constant
SLLIslli rd, rs1, constantShift Left Logical Immediatereg[rd] <= reg[rs1] « constantSRLIsrli rd, rs1, constantShift Right Logical Immediatereg[rd] <= reg[rs1] » u constantSRAIsrai rd, rs1, constantShift Right Arithmetic Immediatereg[rd] <= reg[rs1] * u constantADDadd rd, rs1, rs2Addreg[rd] <= reg[rd] <= reg[rs1] + reg[rs2]		ori rd, rs1, constant	Or Immediate	reg[rd] <= reg[rs1] constant
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ANDI	andi rd, rs1, constant	And Immediate	reg[rd] <= reg[rs1] & constant
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SLLI	slli rd, rs1, constant	Shift Left Logical Immediate	reg[rd] <= reg[rs1] « constant
ADD add rd, rs1, rs2 Add reg[rd] <= reg[rs1] + reg[rs2] SUB sub rd, rs1, rs2 Subtract reg[rd] <= reg[rs1] - reg[rs2]	SRLI	srli rd, rs1, constant	Shift Right Logical Immediate	$reg[rd] \leftarrow reg[rs1] *_u constant$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		srai rd, rs1, constant		
SLLsll rd, rs1, rs2Shift Left Logicalreg[rd] <= reg[rs1] « reg[rs2]SLTslt rd, rs1, rs2Compare < (Signed)	ADD	add rd, rs1, rs2	Add	
SLTslt rd, rs1, rs2Compare $<$ (Signed)reg[rd] $<=$ (reg[rs1] $<_s$ reg[rs2]) ? 1 : 0SLTUsltu rd, rs1, rs2Compare $<$ (Unsigned)reg[rd] $<=$ (reg[rs1] $<_u$ reg[rs2]) ? 1 : 0XORxor rd, rs1, rs2Xorreg[rd] $<=$ reg[rs1] * reg[rs2]SRLsr1 rd, rs1, rs2Shift Right Logicalreg[rd] $<=$ reg[rs1] $>_u$ reg[rs2]SRAsra rd, rs1, rs2Shift Right Arithmeticreg[rd] $<=$ reg[rs1] $>_s$ reg[rs2]ORor rd, rs1, rs2Orreg[rd] $<=$ reg[rs1] reg[rs2]	SUB	sub rd, rs1, rs2	Subtract	reg[rd] <= reg[rs1] - reg[rs2]
SLTUsltu rd, rs1, rs2Compare $<$ (Unsigned)reg[rd] $<=$ (reg[rs1] $<_u$ reg[rs2] ? 1 : 0XORxor rd, rs1, rs2Xorreg[rd] $<=$ reg[rd] $<=$ reg[rs1] n reg[rs2]SRLsr1 rd, rs1, rs2Shift Right Logicalreg[rd] $<=$ reg[rs1] $>_u$ reg[rs2]SRAsra rd, rs1, rs2Shift Right Arithmeticreg[rd] $<=$ reg[rs1] $>_s$ reg[rs2]ORor rd, rs1, rs2Orreg[rd] $<=$ reg[rs1] reg[rs2]	SLL	sll rd, rs1, rs2	Shift Left Logical	reg[rd] <= reg[rs1] « reg[rs2]
XORxor rd, rs1, rs2Xorreg[rd] \leftarrow reg[rs1] ^ reg[rs2]SRLsrl rd, rs1, rs2Shift Right Logicalreg[rd] \leftarrow reg[rs1] \rightarrow u reg[rs2]SRAsra rd, rs1, rs2Shift Right Arithmeticreg[rd] \leftarrow reg[rs1] \rightarrow reg[rs2]ORor rd, rs1, rs2Orreg[rd] \leftarrow reg[rs1] reg[rs2]	SLT	slt rd, rs1, rs2	Compare < (Signed)	$reg[rd] \leftarrow (reg[rs1] \leftarrow reg[rs2]) ? 1 : 0$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SLTU	sltu rd, rs1, rs2	Compare < (Unsigned)	reg[rd] <= (reg[rs1] $<_u$ reg[rs2]) ? 1 : 0
SRA sra rd, rs1, rs2 Shift Right Arithmetic reg[rd] <= reg[rs1] »s reg[rs2] OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] reg[rs2]		xor rd, rs1, rs2	Xor	reg[rd] <= reg[rs1] ^ reg[rs2]
SRA sra rd, rs1, rs2 Shift Right Arithmetic reg[rd] <= reg[rs1] »s reg[rs2] OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] reg[rs2]	SRL	srl rd, rs1, rs2	Shift Right Logical	$reg[rd] \leftarrow reg[rs1] *_u reg[rs2]$
OR or rd, rs1, rs2 Or reg[rd] <= reg[rs1] reg[rs2]	SRA	sra rd, rs1, rs2	Shift Right Arithmetic	
AND and rd, rs1, rs2 And reg[rd] <= reg[rs1] & reg[rs2]	OR	or rd, rs1, rs2	Or	
	AND	and rd, rs1, rs2	And	reg[rd] <= reg[rs1] & reg[rs2]

Note: luiConstant is a 20-bit value. offset and constant are signed 12-bit values that are sign-extended to 32-bit values. label is a 32-bit memory address or its alias name.

MIT 6.004 ISA Reference Card: Pseudoinstructions

Pseudoinstruction	Description	Execution
li rd, constant	Load Immediate	reg[rd] <= constant
mv rd, rs1	Move	reg[rd] <= reg[rs1] + 0
not rd, rs1	Logical Not	reg[rd] <= reg[rs1] ^ -1
neg rd, rs1	Arithmetic Negation	reg[rd] <= 0 - reg[rs1]
j label	Jump	pc <= label
jal label	Jump and Link (with ra)	reg[ra] <= pc + 4
call label		pc <= label
jr rs	Jump Register	pc <= reg[rs1] & ~1
jalr rs	Jump and Link Register (with ra)	reg[ra] <= pc + 4
		pc <= reg[rs1] & ~1
ret	Return from Subroutine	pc <= reg[ra]
bgt rs1, rs2, label	Branch > (Signed)	$pc \leftarrow (reg[rs1] >_s reg[rs2]) ? label : pc + 4$
ble rs1, rs2, label	$Branch \leq (Signed)$	$pc \le (reg[rs1] \le reg[rs2])$? label : $pc + 4$
bgtu rs1, rs2, label	Branch > (Unsigned)	$pc \le (reg[rs1] >_s reg[rs2]) ? label : pc + 4$
bleu rs1, rs2, label	$Branch \leq (Unsigned)$	$pc \le (reg[rs1] \le reg[rs2])$? label : $pc + 4$
beqz rs1, label	Branch = 0	pc <= (reg[rs1] == 0) ? label : pc + 4
bnez rs1, label	Branch $\neq 0$	pc <= (reg[rs1] != 0) ? label : pc + 4
bltz rs1, label	Branch < 0 (Signed)	$pc \leftarrow (reg[rs1] \leftarrow 0)$? label : $pc + 4$
bgez rs1, label	Branch ≥ 0 (Signed)	$pc \leftarrow (reg[rs1] >=_s 0) ? label : pc + 4$
bgtz rs1, label	Branch > 0 (Signed)	$pc \leftarrow (reg[rs1] >_s 0)$? label : $pc + 4$
blez rs1, label	Branch ≤ 0 (Signed)	$pc \le (reg[rs1] \le 0)$? label : $pc + 4$

MIT 6.004 ISA Reference Card: Calling Convention

Registers	Symbolic names	Description	Saver
x0	zero	Hardwired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
х3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporary registers	Caller
x8-x9	s0-s1	Saved registers	Callee
x10-x11	a0-a1	Function arguments and return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporary registers	Caller

MIT 6.004 ISA Reference Card: Instruction Encodings

31 25	24 20	19	15	14 12	11	7	6	0	
funct7	rs2	rs1		funct3	rd		opc	ode	R-type
imm[11:0]			1	funct3	rc	l	opc	ode	I-type
imm[11:5]	rs2	rs	rs1		imm	4:0]	opc	ode	S-type
imm[12 10:5]	rs2	rs1		funct3	imm[4	:1 11]	opc	ode	B-type
imm[31:12]					rc	l	opc	ode	U-type
imm[20 10:1 11 19:12]					rc	l	opc	ode	J-type

RV32I Base Instruction Set (MIT 6.004 subset)

	rd	0110111	LUI			
imm[20 10:1 11 19:12]				rd	1101111	JAL
imm[11:	rs1	000	rd	1100111	JALR	
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:	rs1	010	rd	0010011	SLTI	
imm[11:	0]	rs1	011	rd	0010011	SLTIU
	imm[11:0]			rd	0010011	XORI
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

- For JAL and branch instructions (BEQ, BNE, BLT, BGE, BLTU, BGEU), the immediate encodes the target address as an offset from the current pc (i.e., pc + imm = label).
- Not all immediate bits are encoded. Missing lower bits are filled with zeros and missing upper bits are sign-extended.