

## 6.004 Tutorial Problems

### L02 – RISC-V Assembly

#### Computational Instructions

**R-type: Register-register instructions: opcode = OP = 0110011**

Arithmetic	Comparisons	Logical	Shifts
ADD, SUB	SLT, SLTU	AND, OR, XOR	SLL, SRL, SRA

**Assembly instr:**

**oper rd, rs1, rs2**

**Behavior:**

**reg[rd] <= reg[rs1] oper reg[rs2]**

SLT – Set less than

SLTU – Set less than unsigned

SLL – Shift left logical

SRL – Shift right logical

SRA – Shift right arithmetic

**I-type: Register-immediate instructions: with opcode = OP-IMM = 0010011**

Arithmetic	Comparisons	Logical	Shifts
ADDI	SLTI, SLTIU	ANDI, ORI, XORI	SLLI, SRLI, SRAI

**Assembly instr:**

**oper rd, rs1, immI**

**Behavior:**

**imm = signExtend(immI)**

**reg[rd] <= reg[rs1] oper imm**

Same functions as R-type except SUBI is not needed.

Function is encoded in funct3 bits plus instr[30]. Instr[30] = 1 for SRAI. So SRLI and SRAI use same funct3 encoding.

immI is a 12 bit constant.

**U-type: opcode = LUI or AUIPC = (01|00)10111**

LUI – load upper immediate

AUIPC – add upper immediate to PC

**Assembly instr:** `lui rd, immU`

**Behavior:** `imm = {immU, 12'b0}`  
`Reg[rd] <= imm`

For example `lui x2, 2` would load register x2 with 0x2000.  
immU is a 20 bit constant.

### Load Store Instructions

**I-type: Load: with opcode = LOAD = 0000011**

LW – load word

**Assembly instr:** `lw rd, immI(rs1)`

**Behavior:** `imm = signExtend(immI)`  
`Reg[rd] <= Mem[R[rs1] + imm]`

**S-type: Store: opcode = STORE = 0100011**

SW – store word

**Assembly instr:** `sw rs2, immS(rs1)`

**Behavior:** `imm = signExtend(immS)`  
`Mem[R[rs1] + imm] <= R[rs2]`

immS is a 12 bit constant.

### Control Instructions

**SB-type: Conditional Branches: opcode = 1100011**

**Assembly instr:** `oper rs1, rs2, label`

**Behavior:** `imm = distance to label in bytes = {immS[12:1], 0}`  
`pc <= (R[rs1] comp R[rs2]) ? pc + imm : pc + 4`

Compares register rs1 to rs2. If comparison is true then pc is updated with pc + imm, otherwise pc becomes pc + 4. Comparison type is defined by operation.

BEQ – branch if equal (==)

BNE – branch if not equal (!=)

BLT – branch if less than (<)

BGE – branch if greater than or equal (>=)

BLTU – branch if less than using unsigned numbers (< unsigned)

BGEU – branch if greater than or equal using unsigned numbers (>= unsigned)

**UJ-type: Unconditional Jump: opcode = JAL = 1101111**

**Assembly instr:** **JAL rd, label**

**Behavior:** **imm = distance to label in bytes = {immU{20:1},0}**  
**pc[rd] <= pc + 4; pc <= pc + imm**

**I-type: Unconditional Jump: opcode = JALR = 1100111**

**Assembly instr:** **JALR rd, rs1, immI**

**Behavior:** **imm = signExtend(immI)**  
**pc[rd] <= pc + 4; pc <= (R[rs1]+imm) & ~0x01**  
**(zero out the bottom bit of pc)**

JAL – jump and link

JALR – jump and link register

immJ is a 20 bit constant (used by JAL)

immI is a 12 bit constant (used by JALR)

**Common pseudoinstructions:**

j label = jal x0, label (ignore return address)

li x1, 0x1000 = lui x1, 1

li x1, 0x1100 = lui x1, 1; addi x1, x1, 0x100

li x4, 3 = addi x4, x0, 3

mv x3, x2 = addi x3, x2, 0

beqz x1, target = beq x1, x0, target

bneqz x1, target = bneq x1, x0, target

## MIT 6.004 ISA Reference Card: Instructions

Instruction	Syntax	Description	Execution
LUI	<b>lui</b> <i>rd</i> , <i>immU</i>	Load Upper Immediate	$\text{reg}[rd] \leftarrow \text{immU} \ll 12$
JAL	<b>jal</b> <i>rd</i> , <i>immJ</i>	Jump and Link	$\text{reg}[rd] \leftarrow \text{pc} + 4$ $\text{pc} \leftarrow \text{pc} + \text{immJ}$
JALR	<b>jalr</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Jump and Link Register	$\text{reg}[rd] \leftarrow \text{pc} + 4$ $\text{pc} \leftarrow \{(\text{reg}[rs1] + \text{immI})[31:1], 1'b0\}$
BEQ	<b>beq</b> <i>rs1</i> , <i>rs2</i> , <i>immB</i>	Branch if =	$\text{pc} \leftarrow (\text{reg}[rs1] == \text{reg}[rs2]) ? \text{pc} + \text{immB} : \text{pc} + 4$
BNE	<b>bne</b> <i>rs1</i> , <i>rs2</i> , <i>immB</i>	Branch if $\neq$	$\text{pc} \leftarrow (\text{reg}[rs1] != \text{reg}[rs2]) ? \text{pc} + \text{immB} : \text{pc} + 4$
BLT	<b>blt</b> <i>rs1</i> , <i>rs2</i> , <i>immB</i>	Branch if < (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] <_s \text{reg}[rs2]) ? \text{pc} + \text{immB} : \text{pc} + 4$
BGE	<b>bge</b> <i>rs1</i> , <i>rs2</i> , <i>immB</i>	Branch if $\geq$ (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] >=_s \text{reg}[rs2]) ? \text{pc} + \text{immB} : \text{pc} + 4$
BLTU	<b>bltu</b> <i>rs1</i> , <i>rs2</i> , <i>immB</i>	Branch if < (Unsigned)	$\text{pc} \leftarrow (\text{reg}[rs1] <_u \text{reg}[rs2]) ? \text{pc} + \text{immB} : \text{pc} + 4$
BGEU	<b>bgeu</b> <i>rs1</i> , <i>rs2</i> , <i>immB</i>	Branch if $\geq$ (Unsigned)	$\text{pc} \leftarrow (\text{reg}[rs1] >=_u \text{reg}[rs2]) ? \text{pc} + \text{immB} : \text{pc} + 4$
LW	<b>lw</b> <i>rd</i> , <i>immI</i> ( <i>rs1</i> )	Load Word	$\text{reg}[rd] \leftarrow \text{mem}[\text{reg}[rs1] + \text{immI}]$
SW	<b>sw</b> <i>rs2</i> , <i>immS</i> ( <i>rs1</i> )	Store Word	$\text{mem}[\text{reg}[rs1] + \text{immS}] \leftarrow \text{reg}[rs2]$
ADDI	<b>addi</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Add Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] + \text{immI}$
SLTI	<b>slti</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Compare < Immediate (Signed)	$\text{reg}[rd] \leftarrow (\text{reg}[rs1] <_s \text{immI}) ? 1 : 0$
SLTIU	<b>sltiu</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Compare < Immediate (Unsigned)	$\text{reg}[rd] \leftarrow (\text{reg}[rs1] <_u \text{immI}) ? 1 : 0$
XORI	<b>xori</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Xor Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \wedge \text{immI}$
ORI	<b>ori</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Or Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \vee \text{immI}$
ANDI	<b>andi</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	And Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \wedge \text{immI}$
SLLI	<b>slli</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Shift Left Logical Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \ll \text{immI}$
SRLI	<b>srl</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Shift Right Logical Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \gg_u \text{immI}$
SRAI	<b>srai</b> <i>rd</i> , <i>rs1</i> , <i>immI</i>	Shift Right Arithmetic Immediate	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \gg_s \text{immI}$
ADD	<b>add</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Add	$\text{reg}[rd] \leftarrow \text{reg}[rs1] + \text{reg}[rs2]$
SUB	<b>sub</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Subtract	$\text{reg}[rd] \leftarrow \text{reg}[rs1] - \text{reg}[rs2]$
SLL	<b>sll</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Shift Left Logical	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \ll \text{reg}[rs2]$
SLT	<b>slt</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Compare < (Signed)	$\text{reg}[rd] \leftarrow (\text{reg}[rs1] <_s \text{reg}[rs2]) ? 1 : 0$
SLTU	<b>sltu</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Compare < (Unsigned)	$\text{reg}[rd] \leftarrow (\text{reg}[rs1] <_u \text{reg}[rs2]) ? 1 : 0$
XOR	<b>xor</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Xor	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \wedge \text{reg}[rs2]$
SRL	<b>srl</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Shift Right Logical	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \gg_u \text{reg}[rs2]$
SRA	<b>sra</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Shift Right Arithmetic	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \gg_s \text{reg}[rs2]$
OR	<b>or</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Or	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \vee \text{reg}[rs2]$
AND	<b>and</b> <i>rd</i> , <i>rs1</i> , <i>rs2</i>	And	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \wedge \text{reg}[rs2]$

NOTE: All immediate values (*immU*, *immJ*, *immI*, *immB*, and *immS*) are sign-extended to 32-bits.

## MIT 6.004 ISA Reference Card: Pseudoinstructions

Pseudoinstruction	Description	Execution
<b>li</b> <i>rd</i> , <i>constant</i>	Load Immediate	$\text{reg}[rd] \leftarrow \text{constant}$
<b>mv</b> <i>rd</i> , <i>rs1</i>	Move	$\text{reg}[rd] \leftarrow \text{reg}[rs1] + 0$
<b>not</b> <i>rd</i> , <i>rs1</i>	Logical Not	$\text{reg}[rd] \leftarrow \text{reg}[rs1] \wedge \sim 1$
<b>neg</b> <i>rd</i> , <i>rs1</i>	Arithmetic Negation	$\text{reg}[rd] \leftarrow 0 - \text{reg}[rs1]$
<b>j</b> <i>label</i>	Jump	$\text{pc} \leftarrow \text{label}$
<b>jal</b> <i>label</i>	Jump and Link (with <i>ra</i> )	$\text{reg}[ra] \leftarrow \text{pc} + 4$ $\text{pc} \leftarrow \text{label}$
<b>jr</b> <i>rs</i>	Jump Register	$\text{pc} \leftarrow \text{reg}[rs1] \wedge \sim 1$
<b>jalr</b> <i>rs</i>	Jump and Link Register (with <i>ra</i> )	$\text{reg}[ra] \leftarrow \text{pc} + 4$ $\text{pc} \leftarrow \text{reg}[rs1] \wedge \sim 1$
<b>ret</b>	Return from Subroutine	$\text{pc} \leftarrow \text{reg}[ra]$
<b>bgt</b> <i>rs1</i> , <i>rs2</i> , <i>label</i>	Branch > (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] >_s \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<b>ble</b> <i>rs1</i> , <i>rs2</i> , <i>label</i>	Branch $\leq$ (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] <=_s \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<b>bgtu</b> <i>rs1</i> , <i>rs2</i> , <i>label</i>	Branch > (Unsigned)	$\text{pc} \leftarrow (\text{reg}[rs1] >_u \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<b>bleu</b> <i>rs1</i> , <i>rs2</i> , <i>label</i>	Branch $\leq$ (Unsigned)	$\text{pc} \leftarrow (\text{reg}[rs1] <=_u \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<b>beqz</b> <i>rs1</i> , <i>label</i>	Branch = 0	$\text{pc} \leftarrow (\text{reg}[rs1] == 0) ? \text{label} : \text{pc} + 4$
<b>bnez</b> <i>rs1</i> , <i>label</i>	Branch $\neq 0$	$\text{pc} \leftarrow (\text{reg}[rs1] != 0) ? \text{label} : \text{pc} + 4$
<b>bltz</b> <i>rs1</i> , <i>label</i>	Branch < 0 (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] <_s 0) ? \text{label} : \text{pc} + 4$
<b>bgez</b> <i>rs1</i> , <i>label</i>	Branch $\geq 0$ (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] >=_s 0) ? \text{label} : \text{pc} + 4$
<b>bgtz</b> <i>rs1</i> , <i>label</i>	Branch > 0 (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] >_s 0) ? \text{label} : \text{pc} + 4$
<b>blez</b> <i>rs1</i> , <i>label</i>	Branch $\leq 0$ (Signed)	$\text{pc} \leftarrow (\text{reg}[rs1] <=_s 0) ? \text{label} : \text{pc} + 4$

## MIT 6.004 ISA Reference Card: Calling Convention

Registers	Symbolic names	Description	Saver
x0	zero	Hardwired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5–x7	t0–t2	Temporary registers	Caller
x8–x9	s0–s1	Saved registers	Callee
x10–x11	a0–a1	Function arguments and return values	Caller
x12–x17	a2–a7	Function arguments	Caller
x18–x27	s2–s11	Saved registers	Callee
x28–x31	t3–t6	Temporary registers	Caller

## MIT 6.004 ISA Reference Card: Instruction Encodings

31	25	24	20	19	15	14	12	11	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]				rs1		funct3		rd		opcode		I-type
imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12:10:5]		rs2		rs1		funct3		imm[4:1:11]		opcode		B-type
		imm[31:12]						rd		opcode		U-type
		imm[20:10:1 11:19:12]						rd		opcode		J-type

## RV32I Base Instruction Set (MIT 6.004 subset)

imm[31:12]		rd		0110111		LUI
imm[20:10:1 11:19:12]		rd		1101111		JAL
imm[11:0]		rs1		000		JALR
imm[12:10:5]		rs2		000		BEQ
imm[12:10:5]		rs2		001		BNE
imm[12:10:5]		rs2		100		BLT
imm[12:10:5]		rs2		101		BGE
imm[12:10:5]		rs2		110		BLTU
imm[12:10:5]		rs2		111		BGEU
imm[11:0]		rs1		010		LW
imm[11:5]		rs2		010		SW
imm[11:0]		rs1		000		ADDI
imm[11:0]		rs1		010		SLTI
imm[11:0]		rs1		011		SLTIU
imm[11:0]		rs1		100		XORI
imm[11:0]		rs1		110		ORI
imm[11:0]		rs1		111		ANDI
0000000		shamt		001		SLLI
0000000		shamt		101		SRLI
0100000		shamt		101		SRAI
0000000		rs2		000		ADD
0100000		rs2		000		SUB
0000000		rs2		001		SLL
0000000		rs2		010		SLT
0000000		rs2		011		SLTU
0000000		rs2		100		XOR
0000000		rs2		101		SRL
0100000		rs2		101		SRA
0000000		rs2		110		OR
0000000		rs2		111		AND

**Note:** A small subset of essential problems are marked with a red star (★). We especially encourage you to try these out before recitation.

**Problem 1.**

Compile the following expressions to RISC-V assembly. Assume *a* is stored at address 0x1000, *b* is stored at 0x1004, and *c* is stored at 0x1008.

1.  $a = b + 3c$ ; ★

2. if ( $a > b$ )  $c = 17$ ; ★

3.  $\text{sum} = 0$ ;  
for ( $i = 0$ ;  $i < 10$ ;  $i = i + 1$ )  $\text{sum} += i$ ;

**Problem 2. ★**

Compile the following expression assuming that *a* is stored at address 0x1100, and *b* is stored at 0x1200, and *c* is stored at 0x2000. Assume *a*, *b*, and *c* are arrays whose elements are stored in consecutive memory locations.

```
for (i = 0; i < 10; i = i+1) c[i] = a[i] + b[i];
```

**Problem 3.**

Hand assemble the following sequence of instructions into its equivalent binary encoding.

```
loop:  
addi x1, x1, -1 ★  
bnez x1, loop
```



#### Problem 4.

A) Assume that the registers are initialized to: x1=8, x2=10, x3=12, x4=0x1234, x5=24 before execution of each of the following assembly instructions. For each instruction, provide the value of the specified register or memory location. **If your answers are in hexadecimal, make sure to prepend them with the prefix 0x.**

1. SLL x6, x4, x5      **Value of x6:** \_\_\_\_\_ ★
2. ADD x7, x3, x2      **Value of x7:** \_\_\_\_\_
3. ADDI x8, x1, 2      **Value of x8:** \_\_\_\_\_
4. SW x2, 4(x4)      **Value stored:** \_\_\_\_\_ **at address:** \_\_\_\_\_ ★

B) Assume X is at address 0x1CE8

```
li x1, 0x1CE8
lw x4, 0(x1)
blt x4, x0, L1
addi x2, x0, 17
beq x0, x0, L2
L1: srai x2, x4, 4
L2:
```

**Value left in x4?** \_\_\_\_\_

X: .word 0x87654321

**Value left in x2?** \_\_\_\_\_

### Problem 5.

Compile the following Fibonacci implementation to RISC-V assembly.

# Reference Fibonacci implementation in Python

```
def fibonacci_iterative(n):
```

```
    if n == 0:
```

```
        return 0
```

```
    n -= 1
```

```
    x, y = 0, 1
```

```
    while n > 0:
```

```
        # Parallel assignment of x and y
```

```
        # The new values for x and y are computed at the same time, and then
```

```
        # the values of x and y are updated afterwards
```

```
        x, y = y, x + y
```

```
        n -= 1
```

```
    return y
```