Due date: Thursday September 26th 11:59:59pm EST.

**Points:** This lab is worth 12 points (out of 200 points in 6.004).

**Getting started:** To create your initial Lab 2 repository, please visit the repository creation page at https://6004.mit.edu/web/fall19/user/labs/lab2. Once your repository is created, you can clone it into Athena by running:

```
git clone git@github.mit.edu:6004-fall19/labs-lab2-{YourMITUsername}.git lab2
```

**Turning in the lab:** To turn in this lab, commit and push the changes you made to your git repository. After pushing, check the course website to verify that your submission passes all the tests. If you finish the lab in time but forget to push, you will incur the standard late submission penalties.

**Check-off meeting:** After turning in this lab, you are required to go to the lab for a check-off meeting by Wednesday October 2nd. See the course website for lab hours.

#### 1 Introduction

As we write larger and more complicated programs, it becomes increasingly important to structure our programs as a collection of small, separate, and reusable components:

- Monolithic code is often difficult to understand, so we can make our code more understandable by giving it some structure. Not only is this kind to others and your future self, but it increases the odds of writing programs correctly the first time around.
- There may be blocks of code that we wish to reuse, so we can turn those blocks into procedures that are capable of being run multiple times, perhaps with different arguments. This also means that, if you decide to change the procedure, you only have to make changes in one place instead of many.

So we expect that there will be many procedures in memory at the same time, possibly written by different people, and those procedures will frequently call each other (and even recursively call themselves). How do they know how to play nicely together? If I want to use your function, where do I put the arguments? Where will I get the results? This is a problem! The solution is a *calling convention*—a set of rules that isn't enforced by hardware, but that everyone agrees to follow.

## 2 Registers

The registers a0—a7 are function argument registers. If a procedure takes any arguments, this is where they will be when the procedure starts. The registers a0 and a1 are also the return value registers. If a procedure is supposed to return a value, the value will be available in these registers after the procedure ends.

Consider the two functions below, triangular and square. Both take one argument in a0 and return their result in a0.

```
//computes n^2 for unsigned numbers.
//computes n-th triangular number,
//using closed formula (n^2 + n)/2
                                                     //using repeated addition
triangular:
                                                     square:
    mν
                                                                a1, a0
                                                                            //a1 is counter
          a1, a0
                                                         mν
                                                                a2, 0
                                                                            //a2 is running sum
    call
          square
                                                          li
    add
          a0, a0, a1 //a0 = n^2 + n
                                                     loop:
          a0, a0, 1 //divide by 2
    srli
                                                          add
                                                                a2, a2, a0
                                                                a1, a1, -1
    ret
                                                          addi
                                                                a1, loop
                                                          bnez
                                                     done:
                                                                a0, a2
                                                         mν
                                                          ret
```

As-is, the **triangular** function does not actually work. The number n stored in all gets overwritten by the **square** function. In fact, when **square** finishes, all always contains 0, so **triangular** is actually returning  $n^2/2$ . This sort of conflict can happen all the time, and so calling conventions state that a procedure must either (**A**) save the registers that it cares about before calling another procedure, or (**B**) trust that the procedures it calls will leave the registers the way they found them. Which means that if someone calls *your* procedure, you must save registers before you use them, and put things back the way they were before you return. The **RISC-V** calling convention actually uses both strategies (summarized in the appendix):

- Before calling a different procedure, the procedure is responsible for saving every register it cares about that *doesn't* begin with the letter "s" (this is strategy (A), and applies to ra, a0, a1, a2, ..., and t0, t1, ...). These are the *caller-saved* registers.
- Before using a register that *does* begin the with the letter "s", the procedure must save the register in order to restore it later (before returning to whatever function called *the current procedure*—this is strategy (B), and applies to sp, s0, s1, ...). These are the *callee-saved* registers.

To properly follow the calling convention, we need to consider the cases in which our functions are callers and the cases in which our functions are callees:

- 1) Caller is unknown and Callee is triangular
  - The triangular function does not modify any of the s- registers, and so it does not need to save them.
- 2) Caller is triangular and Callee is square
  - The **triangular** function is responsible for saving all and ra, since all will used in the **add** instruction after the call to **square** and ra is used in the **ret** instruction. Both **call** and **ret** are pseudo-instructions, expanding to **jal** ra, label and **jalr** zero, (0) ra respectively. The **square** function does not modify any of the s-registers, and so it does not need to save them.
- 3) Caller is **square** and Callee is unknown
  - The **square** function does not call any other functions, and so it does not need to save any of the non-s registers.

We save registers by pushing them onto the *stack*, which is simply a region of memory that we've set aside for the purpose of saving registers. The *stack pointer*, which is just the register sp, contains the address of the top of the stack at all times. Confusingly, the stack grows *downwards* in memory as the stack gets bigger. We traditionally write small address at the top of the page and big addresses at the bottom of the page, so the top of the stack is at the lowest address. As the top of the stack moves up the page, it moves down in the address space. Taking this altogether, we present correct versions of **triangular** and **square** with the minimal number of alterations:

```
triangular:
                                                    square:
                                                                            //a1 is counter
    mν
          a1, a0
                                                         mν
                                                               a1, a0
          sp, sp, -8
                       //push ra and a1
                                                         li
                                                               a2, 0
                                                                            //a2 is running sum
    addi
          ra, 4(sp)
                       //onto the stack
                                                    loop:
    SW
    SW
          a1, 0(sp)
                                                         add
                                                               a2, a2, a0
                                                         addi
                                                               a1, a1, -1
    call
          square
                                                         bnez
                                                               a1, loop
                       //pop a1 and ra
                                                    done:
    lw
          a1, 0(sp)
                       //off the stack
          ra, 4(sp)
                                                               a0, a2
    lw
                                                         mν
                                                         ret
    addi
          sp, sp, 8
    add
          a0, a0, a1
                       //a0 = n^2 + n
                       //divide by 2
          a0, a0, 1
    srli
    ret
```

#### 3 Factorial

Exercise 1 (20 %): Your first task is to write the procedure factorial in factorial. S. factorial should take a number n as an argument and return n! as its result. The argument n will be passed through a0, and the result should be placed in a0.

To compute the factorial of n, you should call the **mul** procedure to do each multiplication, which has been defined for you. The **mul** procedure takes the multiplier and multiplicand in a0 and a1, and returns the product in a0.

- The staff have modified the simulator to partially check for adherence to the calling convention. (At each **ret**, the simulator will ensure the values in the callee-saved registers are the same as they were when the procedure was called).
- The tests will fail if you do not use the provided mul procedure.
- The tests will never call **factorial** with a number large enough to cause overflow, and you are not expected to handle inputs that are large enough to cause overflow.
- You are permitted to use any registers you'd like (as long as you follow the calling convention), except for gp and tp.

## 4 Quicksort

Exercise 2 (80 %): Your second task is to write Quicksort in quicksort.S (abbreviated to sort in the code skeleton), which should take the starting address of an array of words to be sorted (in a0), the starting index of the region to be sorted (in a1), and the ending index of the region to be sorted (in a2). The starting index and ending index are element indices, not addresses or byte offsets. A reference implementation is provided in the code skeleton.

- The staff have modified the simulator to partially check for adherence to the calling convention. (At each **ret**, the simulator will ensure the values in the callee-saved registers are the same as they were when the procedure was called).
- Your implementation of Quicksort should be recursive, and it is highly recommended that you write a
  partition procedure to better organize your code.
- For the time being, you should ignore the kth\_smallest procedure at the bottom of the code skeleton.
- You are permitted to use any registers you'd like, except for gp and tp.

# 5 Memory-Mapped I/O (MMIO)

As fabulous as computers are, they'd be pretty useless unless they could interact with the outside world. There are many ways to do this; one common way is *memory-mapped input and output* (MMIO). As the name implies, a computer with MMIO gets input by reading from a special location in memory (using 1w), and sends output by writing to a special location in memory (using sw).

In all likelihood, memory does not actually exist at these locations, but load and store requests to these addresses trigger something special. Instead of sending the requests to memory, the requests are redirected to some other piece of hardware (like a keyboard or display). That hardware pretends to work like memory but may not store data at all. This may be a bit confusing at first, so let's look at a few examples.

If you open the file MMIO-addresses.txt, you'll see a list of I/O channels. Each channel is mapped to an address (left column), is specified as read- or write-only (middle column), and has a description (right column). If we wanted to print the number 17 to the console in decimal, we would write:

```
li a1, 0x40000004
li a0, 17
sw a0, 0(a1)
```

If we wanted to print the number 0x11 to the console in hexadecimal, we would write:

```
li a1, 0x40000008
li a0, 17
sw a0, 0(a1)
```

To get a number that's typed into the console from the keyboard, we could write:

```
li a1, 0x40004000
lw a0, 0(a1)
```

Now write  $kth\_smallest$ , which should take the starting address of a sorted array (passed through a0), read a number k from the console, and then print the k-th element of the array to the console. The function does not need to return anything; the value of a0 at the end of the function does not matter. You can test  $kth\_smallest$  by running Quicksort;  $kth\_smallest$  will automatically be called after each array is sorted.

This section is not graded, but staff members will check for completion during checkoff.

#### 6 Monitoring Program Performance

MMIO can be used for more than just printing, or reading input from the keyboard. The flexibility of the interface means that real-time clocks, sound controllers, video buffers, and other devices are all accessible using instructions that we're already familiar with. We don't cover external hardware in 6.004, but there's one type of device that's usually built into processors—performance counters.

Nearly all modern computers include performance counters. They're used to keep track of the number of instructions that the processor executes, the time it takes to run these instructions, or to count events of interest (e.g., perhaps you want to know how many times a **lw** instruction gets executed while runnning a particular program).

The simulator provides two hardware performance counters. First, the *instruction counter*, which is located at address 0x40005000, counts the number of instructions executed since the simulation started. Second, the *pausable instruction counter*, which is located at address, 0x40006000, also increments after each instruction is executed, but can also can be paused and resumed by writing the values 0x0 and 0x1 to address 0x40006004, respectively.

Copy over your partition and quicksort procedures into the template in the **benchmark** folder. Then, use MMIO to count and display the number of instructions executed while running your Quicksort implementation on test 1 in the **benchmark** folder. Finally, count and display the number of instructions executed in the partition procedure. You are required to use the counters to benchmark Quicksort, but you do not have to optimize or improve the sort.

This section is not graded, but staff members will check for completion during checkoff.

# 7 Improving Performance

Optional

If you'd like more practice with assembly, try to optimize your Quicksort implementation! The compiler used by the staff generates code that can sort the array in about **150000 cycles**; the best implementation we know of does it in about **50000 cycles**. Usually, it's possible to beat the compiler by a sizable margin without having to resort to really advanced maneuvers.

### 8 Appendix: RISC-V ISA Reference

#### Notes:

- For this lab, you should only use the subset of RV32I instructions presented in this appendix. Using unsupported instructions (sub-word loads and stores and AUIPC) will cause errors when you try to simulate the program (using rv\_sim or rv\_sim\_gui). You are encouraged to use pseudo-instructions to simplify your code.
- Follow the RISC-V calling convention when writing your code. The test program that your code will be linked to follows the RISC-V calling convention. If you overwrite registers that the test program uses (e.g., using a callee-saved register without saving and restoring it as the convention mandates), you may cause it to misbehave, even if there is no other error within your code.

### MIT 6.004 ISA Reference Card: Instructions

Instruction	Syntax	Description	Execution
LUI	lui rd, immU	Load Upper Immediate	reg[rd] <= immU << 12
JAL	<b>jal</b> rd, immJ	Jump and Link	reg[rd] <= pc + 4
			pc <= pc + immJ
JALR	<b>jalr</b> rd, rs1, immJ	Jump and Link Register	reg[rd] <= pc + 4
			pc <= {(reg[rs1] + immJ)[31:1], 1'b0}
BEQ	beq rs1, rs2, immB	Branch if =	pc <= (reg[rs1] == reg[rs2]) ? pc + immB
			: pc + 4
BNE	bne rs1, rs2, immB	Branch if ≠	pc <= (reg[rs1] != reg[rs2]) ? pc + immB
			: pc + 4
BLT	blt rs1, rs2, immB	Branch if < (Signed)	$pc \leftarrow (reg[rs1] \leftarrow reg[rs2])$ ? $pc + immB$
			: pc + 4
BGE	bge rs1, rs2, immB	Branch if $\geq$ (Signed)	$pc \le (reg[rs1] >=_s reg[rs2]) ? pc + immB$
			: pc + 4
BLTU	<b>bltu</b> rs1, rs2, immB	Branch if < (Unsigned)	$pc \le (reg[rs1] \le reg[rs2]) ? pc + immB$
			: pc + 4
BGEU	bgeu rs1, rs2, immB	Branch if $\geq$ (Unsigned)	$pc \le (reg[rs1] >=_u reg[rs2]) ? pc + immB$
			: pc + 4
LW	lw rd, immI(rs1)	Load Word	reg[rd] <= mem[reg[rs1] + immI]
SW	sw rs2, immS(rs1)	Store Word	mem[reg[rs1] + immS] <= reg[rs2]
ADDI	addi rd, rs1, immI	Add Immediate	reg[rd] <= reg[rs1] + immI
SLTI	slti rd, rs1, immI	Compare < Immediate (Signed)	$reg[rd] \leftarrow (reg[rs1] \leftarrow s immI) ? 1 : 0$
SLTIU	<b>sltiu</b> rd, rs1, immI	Compare < Immediate (Unsigned)	$reg[rd] \leftarrow (reg[rs1] \leftarrow immI) ? 1 : 0$
XORI	xori rd, rs1, immI	Xor Immediate	reg[rd] <= reg[rs1] ^ immI
ORI	ori rd, rs1, immI	Or Immediate	reg[rd] <= reg[rs1]   immI
ANDI	andi rd, rs1, immI	And Immediate	reg[rd] <= reg[rs1] & immI
SLLI	slli rd, rs1, immI	Shift Left Logical Immediate	reg[rd] <= reg[rs1] << immI
SRLI	<b>srli</b> rd, rs1, immI	Shift Right Logical Immediate	$reg[rd] \leftarrow reg[rs1] >>_u immI$
SRAI	<b>srai</b> rd, rs1, immI	Shift Right Arithmetic Immediate	$reg[rd] \leftarrow reg[rs1] >>_s immI$
ADD	add rd, rs1, rs2	Add	reg[rd] <= reg[rs1] + reg[rs2]
SUB	sub rd, rs1, rs2	Subtract	reg[rd] <= reg[rs1] - reg[rs2]
SLL	sll rd, rs1, rs2	Shift Left Logical	reg[rd] <= reg[rs1] << reg[rs2]
SLT	slt rd, rs1, rs2	Compare < (Signed)	$reg[rd] \leftarrow (reg[rs1] \leftarrow reg[rs2]) ? 1 : 0$
SLTU	sltu rd, rs1, rs2	Compare < (Unsigned)	$reg[rd] \leftarrow (reg[rs1] \leftarrow (reg[rs2]) ? 1 : 0$
XOR	xor rd, rs1, rs2	Xor	reg[rd] <= reg[rs1] ^ reg[rs2]
SRL	srl rd, rs1, rs2	Shift Right Logical	$reg[rd] \leftarrow reg[rs1] >>_u reg[rs2]$
SRA	sra rd, rs1, rs2	Shift Right Arithmetic	$reg[rd] \leftarrow reg[rs1] >>_s reg[rs2]$
OR	or rd, rs1, rs2	Or	reg[rd] <= reg[rs1]   reg[rs2]
AND	and rd, rs1, rs2	And	reg[rd] <= reg[rs1] & reg[rs2]

### MIT 6.004 ISA Reference Card: Pseudoinstructions

Pseudoinstruction Description		Execution			
li rd, constant	Load Immediate	reg[rd] <= constant			
mv rd, rs1	Move	reg[rd] <= reg[rs1] + 0			
not rd, rs1	Logical Not	reg[rd] <= reg[rs1] ^ -1			
neg rd, rs1	Arithmetic Negation	reg[rd] <= 0 - reg[rs1]			
<b>j</b> label	Jump	pc <= label			
<b>jal</b> label	Jump and Link (with ra)	reg[ra] <= pc + 4			
		pc <= label			
jr rs	Jump Register	pc <= reg[rs1] & ~1			
jalr rs	Jump and Link Register (with ra)	reg[ra] <= pc + 4			
		pc <= reg[rs1] & ~1			
ret	Return from Subroutine	pc <= reg[ra]			
bgt rs1, rs2, label	Branch > (Signed)	$pc \le (reg[rs1] >_s reg[rs2]) ? label : pc + 4$			
<b>ble</b> rs1, rs2, label	$Branch \leq (Signed)$	$pc \le (reg[rs1] \le reg[rs2])$ ? label : $pc + 4$			
bgtu rs1, rs2, label	Branch > (Unsigned)	$pc \le (reg[rs1] >_s reg[rs2])$ ? label : $pc + 4$			
<b>bleu</b> rs1, rs2, label	$Branch \leq (Unsigned)$	$pc \le (reg[rs1] \le reg[rs2])$ ? label : $pc + 4$			
beqz rs1, label	Branch = $0$	pc <= (reg[rs1] == 0) ? label : pc + 4			
bnez rs1, label	Branch $\neq 0$	pc <= (reg[rs1] != 0) ? label : pc + 4			
bltz rs1, label	Branch < 0 (Signed)	$pc \le (reg[rs1] \le 0)$ ? label : $pc + 4$			
bgez rs1, label	Branch $\geq 0$ (Signed)	$pc \le (reg[rs1] \ge 0)$ ? label : $pc + 4$			
bgtz rs1, label	Branch > 0 (Signed)	$pc \le (reg[rs1] >_s 0) ? label : pc + 4$			
blez rs1, label	Branch $\leq 0$ (Signed)	$pc \le (reg[rs1] \le 0)$ ? label : $pc + 4$			

### MIT 6.004 ISA Reference Card: Calling Convention

Registers	Symbolic names	Description	Saver
x0	zero	Hardwired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
х3	gp	Global pointer	
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporary registers	Caller
x8-x9	s0-s1	Saved registers	Callee
x10-x11	a0-a1	Function arguments and return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporary registers	Caller

# MIT 6.004 ISA Reference Card: Instruction Encodings

31 25	5	24	20	19	15	14 12	11	7	6	0	
funct7		rs2		rs1		funct3	rd		ope	code	R-type
imm[11:0]				rs1		funct3	rd		ope	code	I-type
imm[11:5]		rs2		rs1		funct3	imm[4:0]		ope	code	S-type
imm[12 10:5]		rs2		rs1		funct3	imm[4:1 11]		ope	code	B-type
imm[31:12]							r	d	ope	code	U-type
imm[20 10:1 11 19:12]						ı	d	ope	code	J-type	

#### RV32I Base Instruction Set (MIT 6.004 subset)

	imm[31:12]	rd	0110111	LUI		
in	rd	1101111	JAL			
imm[11:	[0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	imm[12 10:5] rs2		100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	$_{\mathrm{BGE}}$
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	rs1	010	rd	0000011	LW	
imm[11:5]			010	imm[4:0]	0100011	$_{ m SW}$
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:	rs1	010	rd	0010011	SLTI	
imm[11:	rs1	011	rd	0010011	SLTIU	
imm[11:	rs1	100	rd	0010011	XORI	
imm[11:	rs1	110	rd	0010011	ORI	
	imm[11:0]			rd	0010011	ANDI
0000000	0000000 shamt		001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	0100000 shamt		101	rd	0010011	SRAI
0000000	0000000 rs2		000	rd	0110011	ADD
0100000	0100000 rs2		000	rd	0110011	SUB
0000000	0000000 rs2		001	rd	0110011	SLL
0000000	0000000 rs2		010	rd	0110011	SLT
0000000 rs2		rs1	011	rd	0110011	SLTU
0000000	0000000 rs2		100	rd	0110011	XOR
0000000	0000000 rs2		101	rd	0110011	SRL
0100000	0100000 rs2		101	rd	0110011	SRA
0000000	0000000 rs2		110	rd	0110011	OR
0000000 rs2		rs1	111	rd	0110011	AND

### 9 Appendix: RISC-V Simulator Reference

We provide two simulator versions, one with a command line interface (CLI) and one with a graphical user interface (GUI). This appendix details how to interact with the GUI simulator to debug your code.

Before getting started, make sure that you have run 'make' successfully. For lab 2, check that files factorial.vmh and quicksort.vmh exist.

#### 9.1 Graphical User Interface

Start the simulator using the following command:

rv\_sim\_gui

**GUI simulator workflow:** Select the program and the test case you want to run. Then click the 'Load Program' button.

Click 'Run' to let the machine execute the program to completion. Click 'Step' to let the machine execute the next instruction only. If a break point is reached, the execution will stop.

You can optionally set and modify break points before clicking 'Run' or 'Step'. Make sure you enter the PCs of the break points separated by spaces before clicking 'Apply'. Section 9.2 explains how to locate the address of a specific instruction to set a break point.

Multiple tabs display the output of the program together with the machine state, including register contents and memory contents.

Click 'Exit Program' to quit the execution of the current program. After that, the machine is ready to load another program.

#### 9.2 Finding the address of an instruction

After running 'make', a .dump file will be generated for each program. The .dump file shows the assembler mnemonics for the machine instructions from the program.

quicksort.dump can be very useful to debug quicksort.S. For instance, if you compile without any
modification to quicksort.S, and search '<sort>:' in the generated quicksort.dump, you would see contents
similar to the following:

00000038 <sort>:

38: 00008067 ret

This indicates that the address of both the label <sort> and the (pseudo)instruction ret is 0x38, and the instruction encoding is 0x00008067. Therefore, you can set a break point at 0x38 if you want your program to stop right before executing ret.