Table of Contents

OMAP 3	
Camera ISP Overview	3
MIPI CSI2 serial interface:	5
Parallel interface:	6
Video processing:	9
Video processing front end (VPFE):	9
CCDC:	
Image-Signal Processing (CCDC)	9
Digital clamp	9
Optical Black Clamping	9
Black Compensation	10
Faulty-Pixel Correction	10
Video processing back end (VPBE):	10
Resizer module:	11
Statistic collection modules (SCM):	11
3A metrics:	11
Histogram:	11
Supporting /Common Controllers	12
Central-resource shared buffer logic (SBL):	12
Circular buffer:	12
Memory management unit (MMU):	12
Clock generator:	12
Timing control:	12
OMAP3 ISP DRIVER	13
Introduction	13
Split to subdevs	13
Controlling the OMAP 3 ISP	14
Driver Flow	15
Step 1: omap3 isp platform driver	16
Step 2: isp_probe	16
step 3: isp_initialize_modules	17
step 4: isp_register_entities	
step 5: isp_create_links	20
step 6: v4l2_async_notifier_register	23
step 7: struct isp_device, struct isp_video	24
step 8: isp_initialize_modules: omap3isp_csiphy_init	26
step 9: isp_initialize_modules: omap3isp_csi2_init	
step 10: isp_initialize_modules: omap3isp_csi2_init: csi2_init_entities	28
step 11: isp_initialize_modules: omap3isp_csi2_init: csi2_init_entities: omap3isp_video_init	
step 12: isp_initialize_modules: omap3isp_ccdc_init	
step 13: isp_initialize_modules: omap3isp_ccdc_init: ccdc_init_entities	31
step 14: isp_register_entities:omap3isp_csi2_register_entities	
step 15: isp_register_entities:omap3isp_csi2_register_entities:	33
omap3isp_video_register	33

step 16: isp_register_entities:omap3isp_ccdc_register_entities	33
sub dev : Driver Skeleton	
Step 1: ispcsi2	34
Step 2: ispccdc	
Step 3: isppreview	
Step 4: ispresizer	
Media pads: isp_create_links	
Step 1: csi2	43
Step 2: ccp2	
step 3: ccdc	44
step 4: resizer	45
step 4: Create links between entities	45
OMAP3 ISP: ISR	46
Step 1: ISP IRQ: isp.c (probe)	47
Step 2: ISP ISR HANDLER : isp.c (probe)	47
OMAP3 ISP: DEVICE TREE	49
Step 1: OMAP3 ISP: OMAP34XX: omap3-n900.dts	49
Step 2: OMAP3 ISP: OMAP36XX: omap3-n950.dts	50
Step 3: isp.c (probe)	51
Step 4: isp_fwnode_parse	52
Step 5: isp_subdev_notifier_ops	55

Open Multimedia Applications Platform (OMAP)

OMAP 3


The 3rd generation OMAP, the OMAP 3 is broken into 3 distinct groups: the OMAP34x, the OMAP35x, and the OMAP36x. OMAP34x and OMAP36x are distributed directly to large handset (such as cell phone) manufacturers. OMAP35x is a variant of OMAP34x intended for catalog distribution channels. The OMAP36x is a 45 nm version of the 65 nm OMAP34x with higher clock speed

Camera ISP Overview


The camera ISP is a key component for imaging and video applications such as video preview, video record, and still-image capture with or without digital zooming.


The camera ISP provides the system interface and the processing capability to connect RAW image- sensor modules to the device.

The camera ISP supports one parallel interface (CPI) and two serial interfaces: MIPI® CSI1 and one MIPI CSI2 interface, that can be active simultaneously. However, only one of these interfaces can use the video-processing hardware, when it is not used by the parallel interface. Because of a pin-muxing limitation, the parallel interface and CSI1 (CSIb) cannot be active at the same time.



TI OMAP3 ISP: Block Diagram





MIPI CSI2 serial interface:

The camera ISP supports one MIPI CSI2 serial interface (CSIa) with 2 data lanes. MIPI CSI2 enables data transfer at up to 1.6G bps. It is based on the MIPI CSI2 Specification 1.0.

- Transfer pixels and data received by the CSI2 DSI_PHY RX to the system memory or to the image pipe line
- Uses unidirectional data link
- Supports two data-configurable links, in addition to the clock signaling.
- Maximum data rate of up to 800M bps per data lane
- Data merger for two-data-lane configuration
- Error detection and correction by the protocol engine
- DMA engine integrated with dedicated FIFO
- 1-D and 2-D addressing mode (rotation is not supported by the 2D mode)

- Ping-pong mechanism for double buffering
- Burst support
- JPEG support for unknown length transfer
- RGB, RAW, and YUV formats supported
- Storage in progressive mode for interlaced stream (using line numbering)
- Conversion of the RGB formats





Figure 1 CSI-2 and CCI Transmitter and Receiver Interface


Parallel interface:

The camera parallel interface (CPI) supports two modes:

- **SYNC mode:** In this mode, the image-sensor module provides horizontal and vertical synchronization signals to the parallel interface, along with the pixel clock. This mode works with 8-, 10-, 11-, and 12-bit data (above 10-bit RAW data, the processing pipe cannot be used; data must be transferred to memory). SYNC mode supports progressive and interlaced image-sensor modules.



- ITU mode: In this mode, the image-sensor module provides an ITU-R BT 656-compatible data stream. The horizontal and vertical synchronization signals are not provided to the interface. Instead, the data stream embeds start-of-active (SAV) and end-of-active video (EAV) synchronization code. This mode works in 8- and 10-bit configurations.



START OF ACTIVE FRAME (SAV) END OF ACTIVE FRAME (EAV)

1 Byte	2 Byte	3 Byte	4 Byte
0xFF	0X00	0X00	VARY

4 Byte

1
F
V (V=0 START OF LINE) (V=1 END OF LINE)
H (H = 0 SAV) (H=1 EAV) FRAME
E[3]
E[2]
E[1]
E[0]
0
0



ITU-R BT.656 (3)

P9	P8	P7	P6	P5	P4	Р3	P2
1′b1							
1′b0	1′b0	1′b0	1'b0	1'b0	1'b0	1′b0	1'b0
1′b0	1′b0	1′b0	1'b0	1′b0	1'b0	1′b0	1'b0
1′b1	F	V	Н	E[3]	E[2]	E[1]	E[0]

SAV Header

- F: Field Select (0: Odd, 1: Even)
- V: Vertical Blanking Flag
- H: EAV/SAV Flag (0: SAV, 1: EAV)
- E[3]=V^H, E[2]=F^H, E[1]=F^V, E[0]=F^V^H

Video processing:

The video-processing hardware removes the need for expensive camera modules to perform processing functions. The hardware pipeline contains **two parts: front end and back end.**

Video processing front end (VPFE):

CCDC:

Performs signal-processing operations on RAW image input data. The output data can go directly to memory for software processing, or to the video-processing back end for further processing. The video-processing front end is supported by the CCDC module.

Signal-processing operations include:

- Optical clamping
- Optical black clamp
- Black-level compensation
- Look-up table (LUT) based faulty pixel correction
- 2D lens-shading compensation
- Data formatter
- Output formatter

Image-Signal Processing (CCDC)

Digital clamp

Digital clamp is enabled only if optical black clamping is disabled: $CCDC_CLAMP[31]$ CLAMPEN = 0. The digital clamp DC value to be subtracted from the raw image data.

Optical Black Clamping

Optical black clamping is enabled by setting CCDC_CLAMP[31] CLAMPEN to 1. When enabled, an average of black-pixel samples is computed over a window. If the height of the window is 2N, the average value multiplied by a programmable gain factor is subtracted from the raw image data for the following 2N lines. Every 2N lines, a new average value is computed. For

the first 2N lines, 0 is subtracted.

Black Compensation

Black compensation applies an offset to the raw image data. The offset is applied according to the phase and color for each phase

Faulty-Pixel Correction

Faulty-pixel correction is enabled by setting the CCDC_FPC[15] FPCEN bit to 1. Before activating faulty- pixel correction, set the number of faulty pixels to be corrected in a frame with the CCDC_FPC[14:0] FPNUM bit field, set the faulty-pixel LUT in memory, and set the CCDC_FPC_ADDR register to the LUT address. The address should be aligned to a 64-bit byte boundary; the 6 LSBs are ignored. Reading the register always shows the 6 LSBs as 0.

If the CCDC module cannot fetch the required faulty-pixel entry in time, an error is set in the CCDC_FPC[16] FPERR bit. After the bit is set, no more faulty pixels are corrected in the frame. The bit is Automatically cleared on the end of the frame and the feature re enabled for the following frame.

Video processing back end (VPBE):

Performs signal-processing operations on RAW image input data. Outputs YCbCr 4:2:2 data.

- Preview module: Signal-processing operations include:
- A-law decompression: transforms non-linear 8-bit data to 10-bit linear data. The CCDC module can perform A-law compression
 - · Noise reduction and faulty pixel correction
 - Dark frame capture and subtraction
 - · Horizontal median filter
 - Programmable filter: 3x3 kernel of the same color
 - · Couplet faulty pixel correction
- Digital gain
- White balance
- Programmable color filter array (CFA) interpolation: 5x5 kernel
- Black adjustment
- Programmable color correction (RGB to RGB)
- Programmable gamma correction: 1024 entries for each color
 - 1. Programmable color conversion (RGB to YCbCr 4:4:4)

- 2. Color subsampling (YCbCr 4:4:4 to YCbCr 4:2:2)
- 3. Luminance enhancement (non-linear), chrominance suppression and offset
- 4. The preview module can also work from memory to memory.

Resizer module:

Performs on-the-fly up sampling (up to x4) and down sampling (down to x0.25) of YCbCr 4:2:2 data by applying high-quality horizontal and vertical filters. The horizontal and vertical resizer ratios are independent. Applicable ratios are 256/N, with N ranging from 64 to 1024. This feature enables digital zooming (upsampling) and video preview (downsampling).

The resizer module can also work from memory to memory. Higher or lower ratios can be obtained by combining on-the-fly resizing followed by memory-to-memory resizing.

Statistic collection modules (SCM):

The host CPU uses statistics to adjust various parameters for processing image data.

3A metrics:

Collects on-the-fly RAW image data metrics, which are required to perform the control loops for **auto white balance (AWB)**, **auto exposure (AE)**, **and autofocus (AF)**. The MPU subsystem typically uses data metrics to adjust various parameters for processing image data.

Histogram:

Performs on-the-fly pixel binning of RAW image, based on color value ranges and regions. Supports up to 4 regions and up to 256 bins per color. The MPU subsystem typically uses the histogram with 3A metrics to adjust various parameters for processing image data. The histogram module can also work from memory to memory.

Supporting /Common Controllers

Central-resource shared buffer logic (SBL):

Buffers and schedules memory accesses requested by camera ISP modules

Circular buffer:

Prevents storage of full image frames in memory when data must be post processed and/or preprocessed by software

Memory management unit (MMU):

Manages virtual-to-physical address translation for external addresses and solves the memory-fragmentation issue. Enables the camera driver to dynamically allocate and deallocate memory; the MMU handles memory fragmentation.

Clock generator:

Generates two independent clocks that can be used by two external image sensors

Timing control:

- Generation of two clocks that can be used by the external image sensors
- Generation of signals for strobe flash, mechanical shutter, and global reset. Support for red-eye removal.

OMAP3 ISP DRIVER

Introduction

This file documents the Texas Instruments OMAP 3 Image Signal Processor (ISP) driver located under **drivers/media/platform/omap3isp**. The original driver was written by Texas Instruments but since that it has been rewritten (twice) at Nokia.

The driver has been successfully used on the following versions of OMAP 3:

- 3430
- 3530
- 3630

/* ISP: OMAP 34xx ES 1.0 */ #define ISP_REVISION_1_0	0x10
/* ISP2: OMAP 34xx ES 2.0, 2.1 and 3.0 */ #define ISP_REVISION_2_0	0x20
/* ISP2P: OMAP 36xx */ #define ISP_REVISION_15_0	0xF0

The driver implements V4L2, Media controller and v4l2_subdev interfaces. Sensor, lens and flash drivers using the v4l2_subdev interface in the kernel are supported.

Split to subdevs

The OMAP 3 ISP is split into V4L2 subdevs, each of the blocks inside the ISP having one subdev to represent it. Each of the subdevs provide a V4L2 subdev interface to userspace.

OMAP3 ISP CCP2	ispccp2.c, ispccp2.h	Parallel Interface - (SYNC , ITU)
OMAP3 ISP CSI2a	ispcsi2.c, ispcsi2.h ispcsiphy.c, ispcsiphy.h	MIPI CSI 1/ CSI 2
OMAP3 ISP	ispccdc.c, ispccdc.h	VFED - CCDC

CCDC		
OMAP3 ISP preview	isppreview.c, isppreview.h	VBED - PREVIEW
OMAP3 ISP resizer	ispresizer.c, ispresizer.h	VBED - RE SIZER
OMAP3 ISP AEWB	isph3a_aewb.c,	3A
OMAP3 ISP AF	isph3a_af.c ,isph3a.h	3A
OMAP3 ISP histogram	isphist.c,isphist.h	Histogram
Host Controller – Start and Helper files	isp.c,isp.h ispvideo.c,ispvideo.h , ispstat.c,ispstat.h	

Each possible link in the ISP is modelled by a link in the Media controller interface

Module Name	Base Address (hex)	Size
ISP	0x480B C000	256 bytes
ISP_CBUFF	0x480B C100	256 bytes
ISP_CSI1B	0x480B C400	512 bytes
ISP_CCDC	0x480B C600	512 bytes
ISP_HIST	0x480B CA00	512 bytes
ISP_H3A	0x480B CC00	512 bytes
ISP_PREVIEW	0x480B CE00	512 bytes
ISP_RESIZER	0x480B D000	512 bytes
ISP_SBL	0x480B D200	512 bytes
ISP_CSI2A	0x480B D800	1024 bytes
CSI2PHY_SCP	0x480B D970	512 bytes


Controlling the OMAP 3 ISP

In general, the settings given to the OMAP 3 ISP take effect at the beginning of the following frame. This is done when the module becomes idle during

the vertical blanking period on the sensor. In memory-to-memory operation the pipe is run one frame at a time. Applying the settings is done between the frames.

All the blocks in the ISP, excluding the CSI-2 and possibly the CCP2 receiver, insist on receiving complete frames. Sensors must thus never send the ISP partial frames.

Driver Flow



Step 1: omap3 isp platform driver

```
static const struct of device id omap3isp of table[] = {
    { .compatible = "ti,omap3-isp" },
    { },
};
MODULE DEVICE TABLE(of, omap3isp of table);
static struct platform driver omap3isp driver = {
    .probe = isp probe,
    .remove = isp remove,
    .id table = omap3isp id table,
    .driver = {
         .name = "omap3isp",
         .pm = &omap3isp pm ops,
         .of match table = omap3isp of table,
    },
};
module platform driver(omap3isp driver);
MODULE AUTHOR("Nokia Corporation");
MODULE DESCRIPTION("TI OMAP3 ISP driver");
MODULE LICENSE("GPL");
MODULE_VERSION(ISP_VIDEO_DRIVER_VERSION);
Step 2: isp_probe
static int isp probe(struct platform device *pdev)
    struct isp device *isp;
    struct resource *mem;
    int ret:
    int i, m;
```

```
isp = devm kzalloc(&pdev->dev, sizeof(*isp), GFP KERNEL);
     if (!isp) {
          dev err(&pdev->dev, "could not allocate memory\n");
          return -ENOMEM;
     }
     /* Entities */
     ret = isp_initialize_modules(isp);
     if (ret < 0)
          goto error iommu;
     ret = isp register entities(isp);
     if (ret < 0)
          goto error modules;
     ret = isp create links(isp);
     if (ret < 0)
          goto error register entities;
     isp->notifier.ops = &isp subdev notifier ops;
     ret = v4l2 async notifier register(&isp->v4l2 dev, &isp-
>notifier);
     if (ret)
          goto error_register_entities;
     isp core init(isp, 1);
     omap3isp put(isp);
    return 0;
}
step 3: isp initialize modules
static int isp initialize modules(struct isp device *isp)
     int ret;
     ret = omap3isp csiphy init(isp);
```

```
if (ret < 0) {
     dev err(isp->dev, "CSI PHY initialization failed\n");
     return ret:
}
ret = omap3isp csi2 init(isp);
if (ret < 0) {
     dev err(isp->dev, "CSI2 initialization failed\n");
     goto error csi2;
}
ret = omap3isp_ccp2_init(isp);
if (ret < 0) {
     if (ret != -EPROBE DEFER)
          dev err(isp->dev, "CCP2 initialization failed\n");
     goto error ccp2;
}
ret = omap3isp ccdc init(isp);
if (ret < 0)
     dev err(isp->dev, "CCDC initialization failed\n");
     goto error ccdc;
}
ret = omap3isp_preview_init(isp);
if (ret < 0) {
     dev err(isp->dev, "Preview initialization failed\n");
     goto error preview;
ret = omap3isp resizer init(isp);
if (ret < 0) {
     dev err(isp->dev, "Resizer initialization failed\n");
     goto error resizer;
}
ret = omap3isp hist init(isp);
if (ret < 0) {
     dev err(isp->dev, "Histogram initialization failed\n");
     goto error hist;
}
ret = omap3isp h3a aewb init(isp);
if (ret < 0) {
     dev err(isp->dev, "H3A AEWB initialization failed\n");
```

```
goto error h3a aewb;
    }
    ret = omap3isp h3a af init(isp);
     if (ret < 0)
         dev err(isp->dev, "H3A AF initialization failed\n");
         goto error h3a af;
    }
    return 0;
}
step 4: isp register entities
static int isp register entities(struct isp device *isp)
{
    int ret;
    isp->media dev.dev = isp->dev;
    strlcpy(isp->media dev.model, "TI OMAP3 ISP",
         sizeof(isp->media dev.model));
    isp->media dev.hw revision = isp->revision;
    isp->media dev.ops = &isp media ops;
    media device init(&isp->media dev);
    isp->v4l2 dev.mdev = &isp->media dev;
    ret = v4l2 device register(isp->dev, &isp->v4l2 dev);
     if (ret < 0) {
         dev err(isp->dev, "%s: V4L2 device registration failed (%d)\n",
               func , ret);
         goto done;
    }
    /* Register internal entities */
     ret = omap3isp ccp2 register entities(&isp->isp ccp2, &isp-
>v4l2 dev);
    if (ret < 0)
         goto done;
    ret = omap3isp csi2 register entities(&isp->isp csi2a, &isp-
>v4l2 dev);
```

```
if (ret < 0)
         goto done;
    ret = omap3isp ccdc register entities(&isp->isp ccdc, &isp-
>v4l2 dev);
    if (ret < 0)
         goto done;
    ret = omap3isp preview register entities(&isp->isp prev,
                                &isp->v4l2 dev);
    if (ret < 0)
         goto done;
    ret = omap3isp resizer register entities(&isp->isp res, &isp-
>v4l2 dev);
    if (ret < 0)
         goto done;
    ret = omap3isp stat register entities(&isp->isp aewb, &isp-
>v4l2 dev);
    if (ret < 0)
         goto done;
    ret = omap3isp stat register entities(&isp->isp af, &isp-
>v4l2 dev);
     if (ret < 0)
         goto done;
    ret = omap3isp stat register entities(&isp->isp hist, &isp-
>v4l2 dev);
    if (ret < 0)
         goto done;
done:
    if (ret < 0)
         isp unregister entities(isp);
    return ret;
}
step 5: isp create links
```

```
static int isp create links(struct isp device *isp)
    int ret:
    /* Create links between entities and video nodes. */
     ret = media create pad link(
               &isp->isp csi2a.subdev.entity, CSI2 PAD SOURCE,
               &isp->isp csi2a.video out.video.entity, 0, 0);
    if (ret < 0)
         return ret;
    ret = media create pad link(
               &isp->isp ccp2.video in.video.entity, 0,
               &isp->isp ccp2.subdev.entity, CCP2 PAD SINK, 0);
    if (ret < 0)
         return ret;
    ret = media create pad link(
              &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE OF,
              &isp->isp ccdc.video out.video.entity, 0, 0);
    if (ret < 0)
         return ret:
     ret = media create pad link(
               &isp->isp prev.video in.video.entity, 0,
               &isp->isp prev.subdev.entity, PREV PAD SINK, 0);
    if (ret < 0)
         return ret:
     ret = media create pad link(
               &isp->isp prev.subdev.entity, PREV PAD SOURCE,
               &isp->isp prev.video out.video.entity, 0, 0);
    if (ret < 0)
         return ret;
     ret = media create pad link(
               &isp->isp res.video in.video.entity, 0,
               &isp->isp res.subdev.entity, RESZ PAD SINK, 0);
    if (ret < 0)
         return ret;
    ret = media create pad link(
               &isp->isp res.subdev.entity, RESZ PAD SOURCE,
               &isp->isp res.video out.video.entity, 0, 0);
```

```
if (ret < 0)
    return ret:
/* Create links between entities. */
ret = media create pad link(
           &isp->isp csi2a.subdev.entity, CSI2 PAD SOURCE,
           &isp->isp ccdc.subdev.entity, CCDC PAD SINK, 0);
if (ret < 0)
    return ret;
ret = media create pad link(
           &isp->isp ccp2.subdev.entity, CCP2 PAD SOURCE.
           &isp->isp ccdc.subdev.entity, CCDC PAD SINK, 0);
if (ret < 0)
    return ret:
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
         &isp->isp prev.subdev.entity, PREV PAD SINK, 0);
if (ret < 0)
    return ret;
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE OF,
         &isp->isp res.subdev.entity, RESZ PAD SINK, 0);
if (ret < 0)
    return ret:
ret = media create pad link(
         &isp->isp prev.subdev.entity, PREV PAD SOURCE,
         &isp->isp res.subdev.entity, RESZ PAD SINK, 0);
if (ret < 0)
    return ret;
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
         &isp->isp aewb.subdev.entity, 0,
         MEDIA LNK FL ENABLED | MEDIA LNK FL IMMUTABLE);
if (ret < 0)
    return ret;
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
         &isp->isp af.subdev.entity, 0,
```

```
MEDIA LNK FL ENABLED | MEDIA LNK FL IMMUTABLE);
     if (ret < 0)
          return ret:
     ret = media create pad link(
               &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
               &isp->isp hist.subdev.entity, 0.
               MEDIA LNK FL ENABLED | MEDIA LNK FL IMMUTABLE);
     if (ret < 0)
          return ret:
     return 0;
}
step 6: v4l2 async notifier register
/**
* struct v4l2 async notifier operations - Asynchronous V4L2 notifier
operations
* @bound:
              a subdevice driver has successfully probed one of the
subdevices
* @complete: All subdevices have been probed successfully. The
complete
          callback is only executed for the root notifier.
*
              a subdevice is leaving
* @unbind:
*/
struct v4l2 async notifier operations {
    int (*bound)(struct v4l2 async notifier *notifier,
             struct v4l2 subdev *subdev,
             struct v4l2 async subdev *asd);
     int (*complete)(struct v4l2 async notifier *notifier);
     void (*unbind)(struct v4l2 async notifier *notifier,
              struct v4l2 subdev *subdev,
              struct v4l2 async subdev *asd);
};
static const struct v4l2 async notifier operations isp subdev notifier ops =
```

```
.complete = isp_subdev_notifier_complete,
};
static int isp subdev notifier complete(struct v4l2 async notifier
*async)
{
    struct isp device *isp = container of(async, struct isp device,
                            notifier);
    struct v4l2 device *v4l2 dev = &isp->v4l2 dev;
    struct v4l2 subdev *sd;
     int ret;
     ret = media entity enum init(&isp->crashed, &isp->media dev);
     if (ret)
         return ret;
    list for each entry(sd, &v4l2 dev->subdevs, list) {
         if (sd->notifier != &isp->notifier)
              continue;
         ret = isp link entity(isp, &sd->entity,
                       v4l2 subdev to bus cfg(sd)->interface);
         if (ret < 0)
              return ret;
     }
     ret = v4l2 device register subdev nodes(&isp->v4l2 dev);
     if (ret < 0)
         return ret;
    return media device register(&isp->media dev);
}
step 7: struct isp_device, struct isp_video
struct isp_device {
     struct v4l2 device v4l2 dev;
     struct v412 async notifier notifier;
    struct media device media dev;
```

```
struct device *dev;
     u32 revision:
    /* ISP modules */
     struct ispstat isp af;
     struct ispstat isp aewb;
     struct ispstat isp hist;
     struct isp res device isp res;
     struct isp prev device isp prev;
     struct isp ccdc device isp ccdc;
     struct isp csi2 device isp csi2a;
     struct isp csi2 device isp csi2c;
     struct isp ccp2 device isp ccp2;
     struct isp csiphy isp csiphy1;
     struct isp csiphy isp csiphy2;
     unsigned int sbl resources;
     unsigned int subclk_resources;
  /* Video buffers queue */
     struct vb2 queue *queue;
     struct mutex queue lock;
                                   /* protects the queue */
     spinlock tirglock;
                             /* protects dmagueue */
     struct list head dmagueue;
     enum isp video dmaqueue flags dmaqueue flags;
struct isp video operations {
     int(*queue)(struct isp video *video, struct isp buffer *buffer);
struct isp video {
     struct video device video;
     enum v4l2 buf type type;
     struct media pad pad;
                                 /* format and crop settings */
     struct mutex mutex:
     atomic t active;
```

};

};

```
struct isp_device *isp;
    unsigned int capture mem;
    unsigned int bpl alignment;
                                  /* alignment value */
    unsigned int bpl zero padding; /* whether the alignment is optional */
    unsigned int bpl max;
                                /* maximum bytes per line value */
    unsigned int bpl value:
                                /* bytes per line value */
                                /* padding at end of line */
    unsigned int bpl padding;
    /* Pipeline state */
    struct isp pipeline pipe;
    struct mutex stream lock;
                                /* pipeline and stream states */
    bool error:
     /* Video buffers queue */
     struct vb2 queue *queue;
    struct mutex queue lock;
                                 /* protects the queue */
                             /* protects dmaqueue */
    spinlock t irglock;
    struct list head dmagueue;
    enum isp video dmaqueue flags dmaqueue flags;
    const struct isp video operations *ops;
};
step 8: isp initialize modules: omap3isp csiphy init
/*
* omap3isp csiphy init - Initialize the CSI PHY frontends
int omap3isp csiphy init(struct isp device *isp)
{
    struct isp csiphy *phy1 = &isp->isp csiphy1;
    struct isp csiphy *phy2 = &isp->isp csiphy2;
    phy2->isp = isp;
    phy2->csi2 = \&isp->isp csi2a;
    phy2->num data lanes = ISP CSIPHY2 NUM DATA LANES;
    phy2->cfg regs = OMAP3 ISP IOMEM CSI2A REGS1;
    phy2->phy regs = OMAP3 ISP IOMEM CSIPHY2;
    mutex init(&phy2->mutex);
    phy1->isp = isp;
```

```
mutex init(&phy1->mutex);
    if (isp->revision == ISP REVISION 15 0) {
         phy1->csi2 = \&isp->isp csi2c;
         phy1->num data lanes = ISP CSIPHY1 NUM DATA LANES;
         phy1->cfg regs = OMAP3 ISP IOMEM CSI2C REGS1;
         phy1->phy regs = OMAP3 ISP IOMEM CSIPHY1;
    }
    return 0;
}
step 9: isp initialize modules: omap3isp csi2 init
* omap3isp csi2 init - Routine for module driver init
int omap3isp csi2 init(struct isp device *isp)
{
    struct isp csi2 device *csi2a = &isp->isp csi2a;
    struct isp csi2 device *csi2c = &isp->isp csi2c;
    int ret:
    csi2a->isp = isp;
    csi2a->available = 1;
    csi2a->regs1 = OMAP3 ISP IOMEM CSI2A REGS1;
    csi2a->regs2 = OMAP3 ISP IOMEM CSI2A REGS2;
    csi2a->phv = \&isp->isp csiphv2;
    csi2a->state = ISP PIPELINE STREAM STOPPED;
    init waitqueue head(&csi2a->wait);
    ret = csi2 init entities(csi2a);
    if (ret < 0)
         return ret;
    if (isp->revision == ISP REVISION 15 0) {
         csi2c->isp = isp;
         csi2c->available = 1;
         csi2c->regs1 = OMAP3 ISP IOMEM CSI2C REGS1;
         csi2c->regs2 = OMAP3 ISP IOMEM CSI2C REGS2;
         csi2c->phy = \&isp->isp csiphy1;
```

```
csi2c->state = ISP PIPELINE STREAM STOPPED;
         init waitqueue head(&csi2c->wait);
    }
    return 0;
}
step 10: isp initialize modules: omap3isp csi2 init:
     csi2 init entities
static int csi2 init entities(struct isp csi2 device *csi2)
    struct v4l2 subdev *sd = &csi2->subdev;
    struct media pad *pads = csi2->pads;
    struct media entity *me = &sd->entity;
    int ret;
    v4l2 subdev init(sd, &csi2 ops);
    sd->internal ops = &csi2 internal ops;
    strlcpy(sd->name, "OMAP3 ISP CSI2a", sizeof(sd->name));
    sd->grp id = 1 << 16; /* group ID for isp subdevs */
     v4l2 set subdevdata(sd, csi2);
     sd->flags |= V4L2 SUBDEV FL HAS DEVNODE;
    pads[CSI2 PAD SOURCE].flags = MEDIA PAD FL SOURCE;
    pads[CSI2 PAD SINK].flags = MEDIA PAD FL SINK
                     | MEDIA PAD FL MUST CONNECT;
     me->ops = \&csi2 media ops;
    ret = media entity pads init(me, CSI2 PADS NUM, pads);
    if (ret < 0)
         return ret;
    csi2 init formats(sd, NULL);
    /* Video device node */
    csi2->video out.type = V4L2 BUF TYPE VIDEO CAPTURE;
    csi2->video out.ops = &csi2 ispvideo ops;
    csi2->video out.bpl alignment = 32;
    csi2->video out.bpl zero padding = 1;
    csi2->video out.bpl max = 0x1ffe0;
```

```
csi2->video out.isp = csi2->isp;
    csi2->video out.capture mem = PAGE ALIGN(4096 * 4096) * 3;
    ret = omap3isp video init(&csi2->video out, "CSI2a");
     if (ret < 0)
         goto error video;
    return 0;
error video:
    media entity cleanup(&csi2->subdev.entity);
    return ret;
}
step 11: isp initialize modules: omap3isp csi2 init:
     csi2 init entities: omap3isp video init
int omap3isp video init(struct isp video *video, const char *name)
    const char *direction;
    int ret:
    switch (video->type) {
    case V4L2 BUF TYPE VIDEO CAPTURE:
         direction = "output";
         video->pad.flags = MEDIA PAD FL SINK
                    | MEDIA PAD FL MUST CONNECT;
         break:
    case V4L2 BUF TYPE VIDEO OUTPUT:
         direction = "input";
         video->pad.flags = MEDIA PAD FL SOURCE
                    | MEDIA PAD FL MUST CONNECT;
         video->video.vfl dir = VFL DIR TX;
         break;
    default:
         return -EINVAL;
    ret = media entity pads init(&video->video.entity, 1, &video->pad);
    if (ret < 0)
         return ret;
```

```
mutex init(&video->mutex);
    atomic set(&video->active, 0);
    spin lock init(&video->pipe.lock);
    mutex init(&video->stream lock);
    mutex init(&video->queue lock);
    spin lock init(&video->irglock);
    /* Initialize the video device. */
    if (video->ops == NULL)
         video->ops = &isp video dummy ops;
    video->video.fops = &isp video fops;
    snprintf(video->video.name, sizeof(video->video.name),
          "OMAP3 ISP %s %s", name, direction);
    video->video.vfl type = VFL TYPE GRABBER;
    video->video.release = video device release empty;
    video->video.ioctl ops = &isp video ioctl ops;
    video->pipe.stream state = ISP PIPELINE STREAM STOPPED;
    video_set_drvdata(&video->video, video):
    return 0;
}
step 12: isp initialize modules: omap3isp ccdc init
int omap3isp ccdc init(struct isp device *isp)
{
    struct isp ccdc device *ccdc = &isp->isp ccdc;
    int ret;
    spin lock init(&ccdc->lock);
    init waitqueue head(&ccdc->wait);
    mutex init(&ccdc->ioctl lock);
    ccdc->stopping = CCDC STOP NOT REQUESTED;
    INIT WORK(&ccdc->lsc.table work, ccdc lsc free table work);
    ccdc->lsc.state = LSC STATE STOPPED;
    INIT LIST HEAD(&ccdc->lsc.free queue);
```

```
spin lock init(&ccdc->lsc.req lock);
    ccdc->clamp.oblen = 0:
    ccdc->clamp.dcsubval = 0;
    ccdc->update = OMAP3ISP CCDC BLCLAMP;
    ccdc apply controls(ccdc);
    ret = ccdc init entities(ccdc);
    if (ret < 0) {
         mutex destroy(&ccdc->ioctl lock);
         return ret;
    }
    return 0;
}
step 13: isp initialize modules: omap3isp ccdc init:
     ccdc init entities
static int ccdc init entities(struct isp ccdc device *ccdc)
{
    struct v4l2 subdev *sd = &ccdc->subdev;
    struct media pad *pads = ccdc->pads;
    struct media entity *me = &sd->entity;
    int ret:
    ccdc->input = CCDC INPUT NONE;
    v4l2 subdev init(sd, &ccdc v4l2 ops);
    sd->internal ops = &ccdc v4l2 internal ops;
    strlcpy(sd->name, "OMAP3 ISP CCDC", sizeof(sd->name));
    sd->grp id = 1 << 16; /* group ID for isp subdevs */
    v4l2 set subdevdata(sd, ccdc);
    sd->flags |= V4L2 SUBDEV FL HAS EVENTS |
V4L2 SUBDEV FL HAS DEVNODE;
    pads[CCDC PAD SINK].flags = MEDIA PAD FL SINK
                    | MEDIA PAD FL MUST CONNECT;
    pads[CCDC PAD SOURCE VP].flags = MEDIA PAD FL SOURCE;
    pads[CCDC PAD SOURCE OF].flags = MEDIA PAD FL SOURCE;
    me->ops = \&ccdc media ops;
```

```
ret = media entity pads init(me, CCDC PADS NUM, pads);
    if (ret < 0)
         return ret:
    ccdc init formats(sd, NULL);
     ccdc->video out.type = V4L2 BUF TYPE VIDEO CAPTURE;
    ccdc->video out.ops = &ccdc video ops;
    ccdc->video out.isp = to isp device(ccdc);
    ccdc->video out.capture mem = PAGE ALIGN(4096 * 4096) * 3;
    ccdc->video out.bpl alignment = 32;
    ret = omap3isp video init(&ccdc->video out, "CCDC");
     if (ret < 0)
         goto error;
    return 0;
error:
     media entity cleanup(me);
     return ret;
}
step 14: isp register entities:omap3isp csi2 register entities
int omap3isp csi2 register entities(struct isp csi2 device *csi2,
                       struct v4I2 device *vdev)
{
    int ret;
    /* Register the subdev and video nodes. */
    ret = v4l2 device register subdev(vdev, &csi2->subdev);
    if (ret < 0)
         goto error;
    ret = omap3isp video register(&csi2->video out, vdev);
    if (ret < 0)
         goto error;
    return 0;
error:
```

```
omap3isp csi2 unregister entities(csi2);
     return ret:
}
step 15: isp_register_entities:omap3isp_csi2_register_entities:
omap3isp_video_register
int omap3isp video register(struct isp video *video, struct v4l2 device
*vdev)
{
    int ret:
    video->video.v4l2 dev = vdev;
    ret = video register device(&video->video, VFL TYPE GRABBER, -1);
    if (ret < 0)
         dev err(video->isp->dev,
             "%s: could not register video device (%d)\n",
             func , ret);
    return ret;
}
step 16: isp register entities:omap3isp ccdc register entities
int omap3isp ccdc register entities(struct isp ccdc device *ccdc,
     struct v4l2 device *vdev)
{
    int ret;
     /* Register the subdev and video node. */
     ret = v4l2 device register subdev(vdev, &ccdc->subdev);
     if (ret < 0)
          goto error;
     ret = omap3isp video register(&ccdc->video out, vdev);
     if (ret < 0)
          goto error;
```

```
return 0;
error:
    omap3isp_ccdc_unregister_entities(ccdc);
    return ret;
}
```

sub dev : Driver Skeleton

Step 1: ispcsi2

Init / start function	<pre>int omap3isp_csi2_init(struct isp_device *isp) ==>csi2_init_entities</pre>
Exit / clean function	<pre>void omap3isp_csi2_cleanup(struct isp_device *isp)</pre>
subdev operations	<pre>static const struct v4l2_subdev_ops csi2_ops = { .video = &csi2_video_ops, .pad = &csi2_pad_ops, };</pre>
subdev internal operations	<pre>static const struct v4l2_subdev_internal_ops csi2_internal_ops = { .open = csi2_init_formats, };</pre>
isp_video_operations → ops (isp_video: custom)	<pre>static const struct isp_video_operations csi2_ispvideo_ops = { .queue = csi2_queue, };</pre>
omap3isp_video_init	<pre>video->video.fops = &isp_video_fops; snprintf(video->video.name, sizeof(video- >video.name), "OMAP3 ISP %s %s", name, direction); video->video.vfl_type = VFL_TYPE_GRABBER; video->video.release = video_device_release_empty; video->video.ioctl_ops = &isp_video_ioctl_ops;</pre>
	<pre>static const struct v4I2_file_operations isp_video_fops = { .owner = THIS_MODULE,</pre>

```
.unlocked ioctl = video ioctl2,
                             .open = isp video open,
                             .release = isp_video_release,
                             .poll = isp video poll,
                             .mmap = isp video mmap,
                         };
                        static const struct v4I2 ioctl ops
                        isp video ioctl ops = {
                          .vidioc querycap = isp video querycap,
                          .vidioc g fmt vid cap = isp video get format,
                          .vidioc s fmt vid cap = isp video set format,
                          .vidioc try fmt vid cap = isp video try format,
                          .vidioc g fmt vid out = isp video get format,
                          .vidioc s fmt vid out = isp video set format,
                          .vidioc try fmt vid out = isp video try format,
                           .vidioc g selection = isp video get selection,
                           .vidioc s selection = isp video set selection,
                             .vidioc g parm
                                               = isp video get param,
                             .vidioc s parm = isp video set param,
                             .vidioc regbufs = isp video regbufs,
                             .vidioc querybuf = isp video querybuf,
                             .vidioc gbuf
                                              = isp video qbuf,
                                              = isp_video_dqbuf,
                             .vidioc dqbuf
                             .vidioc_streamon = isp_video_streamon,
                             .vidioc streamoff = isp video streamoff,
                             .vidioc enum input = isp video enum input,
                             .vidioc_g_input = isp_video_g_input,
                             .vidioc s input = isp_video_s_input,
                        };
omap3isp csi2 isr -
                        omap3isp csi2 isr
CSI2 interrupt handling.
```

static const unsigned int csi2_input_fmts[] = {
MEDIA_BUS_FMT_SGRBG10_1X10,
MEDIA_BUS_FMT_SGRBG10_DPCM8_1X8,
MEDIA_BUS_FMT_SRGGB10_1X10,
MEDIA_BUS_FMT_SRGGB10_DPCM8_1X8,
MEDIA_BUS_FMT_SBGGR10_1X10,
MEDIA_BUS_FMT_SBGGR10_DPCM8_1X8,

```
MEDIA_BUS_FMT_SGBRG10_1X10,

MEDIA_BUS_FMT_SGBRG10_DPCM8_1X8,

MEDIA_BUS_FMT_YUYV8_2X8,

};
```

Step 2: ispccdc

Init / start function	omap3isp_ccdc_init ==>ccdc_init_entities
Exit / clean function	<pre>void omap3isp_ccdc_cleanup(struct isp_device *isp)</pre>
subdev operations	<pre>static const struct v4l2_subdev_ops ccdc_v4l2_ops = { .core = &ccdc_v4l2_core_ops, .video = &ccdc_v4l2_video_ops, .pad = &ccdc_v4l2_pad_ops, };</pre>
subdev internal operations	<pre>static const struct v4l2_subdev_internal_ops ccdc_v4l2_internal_ops = { .open = ccdc_init_formats, };</pre>
isp_video_operations → ops (isp_video: custom)	<pre>static const struct isp_video_operations ccdc_video_ops = {</pre>
omap3isp_video_init	<pre>video->video.fops = &isp_video_fops; snprintf(video->video.name, sizeof(video- >video.name),</pre>
	static const struct v4l2_file_operations

```
isp video fops = {
                               .owner = THIS MODULE,
                               .unlocked ioct\overline{l} = video ioctl2,
                               .open = isp video open,
                               .release = isp video release,
                               .poll = isp video pol\overline{I},
                               .mmap = isp video mmap,
                          };
                          static const struct v4I2 ioctl ops
                          isp video ioctl ops = {
                           .vidioc querycap = isp video querycap,
                           .vidioc g fmt vid cap = isp video get format,
                           .vidioc s fmt vid cap = isp video set format,
                            .vidioc try fmt vid cap = isp video try format,
                            .vidioc g fmt vid out = isp video get format,
                            .vidioc_s_fmt_vid_out = isp_video_set_format,
                            .vidioc try fmt vid out = isp video try format,
                            .vidioc g selection = isp video get selection,
                             .vidioc s selection = isp video set selection,
                               .vidioc_g_parm = isp_video_get_param,
.vidioc_s_parm = isp_video_set_param,
                               .vidioc regbufs = isp video regbufs,
                               .vidioc querybuf = isp video querybuf,
                               .vidioc gbuf
                                              = isp video qbuf,
                               .vidioc dqbuf
                                                = isp video dqbuf,
                               .vidioc streamon = isp video streamon,
                               .vidioc streamoff = isp video streamoff,
                              .vidioc enum input = isp video enum input,
                               .vidioc g input = isp video g input,
                               .vidioc s input = isp video s input,
                          };
omap3isp ccdc isr
                          omap3isp ccdc isr
```

```
static const unsigned int ccdc_fmts[] = {

MEDIA_BUS_FMT_Y8_1X8,

MEDIA_BUS_FMT_Y10_1X10,

MEDIA_BUS_FMT_Y12_1X12,
```

MEDIA_BUS_FMT_SGRBG8_1X8,
MEDIA_BUS_FMT_SRGGB8_1X8,
MEDIA_BUS_FMT_SBGGR8_1X8,
MEDIA_BUS_FMT_SGBRG8_1X8,
MEDIA_BUS_FMT_SGRBG10_1X10,
MEDIA_BUS_FMT_SRGGB10_1X10,
MEDIA_BUS_FMT_SBGGR10_1X10,
MEDIA_BUS_FMT_SGBRG10_1X10,
MEDIA_BUS_FMT_SGRBG12_1X12,
MEDIA_BUS_FMT_SRGGB12_1X12,
MEDIA_BUS_FMT_SBGGR12_1X12,
MEDIA_BUS_FMT_SGBRG12_1X12,
MEDIA_BUS_FMT_YUYV8_2X8,
MEDIA_BUS_FMT_UYVY8_2X8,
} ;

Step 3: isppreview

Init / start function	omap3isp_preview_init==>preview_init_entities
Exit / clean function	omap3isp_preview_cleanup
subdev operations	<pre>static const struct v4I2_subdev_ops preview_v4I2_ops = { .core = &preview_v4I2_core_ops, .video = &preview_v4I2_video_ops, .pad = &preview_v4I2_pad_ops, };</pre>
subdev internal operations	<pre>static const struct v4I2_subdev_internal_ops preview_v4I2_internal_ops = { .open = preview_init_formats, };</pre>
isp_video_operations → ops (isp_video: custom)	<pre>static const struct isp_video_operations preview_video_ops = { .queue = preview_video_queue, };</pre>

```
omap3isp video init
                        video->video.fops = &isp video fops;
                             snprintf(video->video.name, sizeof(video-
                        >video.name),
                                   "OMAP3 ISP %s %s", name, direction);
                             video->video.vfl type =
                        VFL TYPE GRABBER;
                             video->video.release =
                        video device release empty;
                             video->video.ioctl ops =
                        &isp video ioctl ops;
                        static const struct v4I2 file operations
                        isp video fops = {
                             .owner = THIS MODULE,
                             .unlocked ioct\overline{l} = video ioctl2,
                             .open = isp_video_open,
                             .release = isp video release,
                             .poll = isp video poll,
                             .mmap = isp video mmap,
                        };
                        static const struct v4I2 ioctl ops
                        isp video ioctl ops = {
                         .vidioc querycap = isp video querycap,
                         .vidioc g fmt vid cap = isp video get format,
                         .vidioc_s_fmt_vid_cap = isp_video_set_format,
                          .vidioc try fmt vid cap = isp video try format,
                          .vidioc_g_fmt_vid_out = isp_video_get_format,
                          .vidioc_s_fmt_vid_out = isp_video_set_format,
                          .vidioc_try_fmt_vid_out = isp_video_try_format,
                          .vidioc g selection = isp video get selection,
                           .vidioc s selection = isp video set selection,
                             .vidioc g parm = isp video get param,
                             .vidioc_s_parm = isp_video_set_param,
                             .vidioc regbufs = isp video regbufs,
                             .vidioc querybuf = isp video querybuf,
                             .vidioc qbuf = isp video qbuf,
                             .vidioc_dqbuf
                                             = isp video dqbuf,
                             .vidioc streamon = isp video streamon,
                             .vidioc streamoff = isp video streamoff,
                             .vidioc enum input = isp video enum input,
                             .vidioc g input = isp video g input,
                             .vidioc s input = isp video s input,
                        };
                        omap3isp preview isr
omap3isp preview isr
```

```
/* previewer format descriptions */
static const unsigned int preview_input_fmts[] = {
    MEDIA_BUS_FMT_Y8_1X8,
    MEDIA_BUS_FMT_SGRBG8_1X8,
    MEDIA_BUS_FMT_SRGGB8_1X8,
    MEDIA_BUS_FMT_SGBRG8_1X8,
    MEDIA_BUS_FMT_SGBRG8_1X8,
    MEDIA_BUS_FMT_Y10_1X10,
    MEDIA_BUS_FMT_SGRBG10_1X10,
    MEDIA_BUS_FMT_SGGB10_1X10,
    MEDIA_BUS_FMT_SBGGR10_1X10,
    MEDIA_BUS_FMT_SGBRG10_1X10,
    MEDIA_BUS_FMT_SGBRG10_1X10,
};
```

```
static const unsigned int preview_output_fmts[] = {
    MEDIA_BUS_FMT_UYVY8_1X16,
    MEDIA_BUS_FMT_YUYV8_1X16,
};
```

Step 4: ispresizer


Init / start function	omap3isp_resizer_init==>resizer_init_entities
Exit / clean function	omap3isp_preview_cleanup
subdev operations	<pre>static const struct v4I2_subdev_ops resizer_v4I2_ops = { .video = &resizer_v4I2_video_ops, .pad = &resizer_v4I2_pad_ops,</pre>

```
};
subdev internal
                        static const struct v4I2 subdev internal ops
                        resizer v4l2 internal ops = {
operations
                             .open = resizer init formats,
                        };
isp video operations →
                        static const struct isp video operations
ops (isp video: custom)
                        resizer_video_ops = {
                             .queue = resizer video queue,
                        }
                        video->video.fops = &isp_video_fops;
omap3isp video init
                             snprintf(video->video.name, sizeof(video-
                        >video.name).
                                   "OMAP3 ISP %s %s", name, direction);
                             video->video.vfl type =
                        VFL TYPE GRABBER;
                             video->video.release =
                        video device release empty;
                             video->video.ioctl ops =
                        &isp video ioctl ops;
                        static const struct v4I2 file operations
                        isp video fops = {
                             .owner = THIS MODULE,
                             .unlocked ioct\overline{l} = video ioctl2,
                             .open = isp video open,
                             release = isp video release,
                             .poll = isp video poll,
                             .mmap = isp video mmap,
                        };
                        static const struct v4I2 ioctl ops
                        isp video ioctl ops = {
                         .vidioc_querycap = isp_video_querycap,
                         .vidioc g fmt vid cap = isp video get format,
                         .vidioc s fmt vid cap = isp video set format,
                          .vidioc try fmt vid cap = isp video try format,
                          .vidioc g fmt vid out = isp video get format,
                          .vidioc s fmt vid out = isp video set format,
                          .vidioc_try_fmt_vid_out = isp_video_try_format,
                           .vidioc g selection = isp video get selection,
                           .vidioc s selection = isp video set selection,
                             .vidioc_g_parm
                                               = isp video get param,
                                               = isp video set param,
                             .vidioc s parm
```

```
.vidioc_reqbufs = isp_video_reqbufs,
.vidioc_querybuf = isp_video_querybuf,
.vidioc_qbuf = isp_video_qbuf,
.vidioc_dqbuf = isp_video_dqbuf,
.vidioc_streamon = isp_video_streamon,
.vidioc_streamoff = isp_video_streamoff,
.vidioc_enum_input = isp_video_enum_input,
.vidioc_g_input = isp_video_g_input,
.vidioc_s_input = isp_video_s_input,
.vidioc_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_input_s_in
```

```
static const unsigned int resizer_formats[] = {
    MEDIA_BUS_FMT_UYVY8_1X16,
    MEDIA_BUS_FMT_YUYV8_1X16,
};
```

Media pads: isp_create_links



Step 1: csi2

```
#define CSI2_PAD_SINK 0
#define CSI2_PAD_SOURCE 1
#define CSI2_PADS_NUM 2
```

```
pads[CSI2 PAD SOURCE].flags = MEDIA PAD FL SOURCE;
    pads[CSI2 PAD SINK].flags = MEDIA PAD FL SINK
                    | MEDIA PAD FL MUST CONNECT;
    me->ops = \&csi2 media ops;
    ret = media entity pads init(me, CSI2 PADS NUM, pads);
    if (ret < 0)
         return ret;
Step 2: ccp2
#define CCP2 PAD SINK
                                  0
#define CCP2 PAD SOURCE
                                  1
#define CCP2 PADS NUM
                                  2
    pads[CCP2 PAD SINK].flags = MEDIA PAD FL SINK
                    | MEDIA PAD FL MUST CONNECT;
    pads[CCP2 PAD SOURCE].flags = MEDIA PAD FL SOURCE;
    me->ops = \&ccp2 media ops;
    ret = media entity pads init(me, CCP2 PADS NUM, pads);
    if (ret < 0)
         return ret;
step 3: ccdc
#define CCDC PAD SINK
                                    0
#define CCDC PAD SOURCE OF
                                    1
                                    2
#define CCDC PAD SOURCE VP
                                    3
#define CCDC PADS NUM
    pads[CCDC PAD SINK].flags = MEDIA PAD FL SINK
                    | MEDIA PAD FL MUST CONNECT:
    pads[CCDC PAD SOURCE VP].flags = MEDIA PAD FL SOURCE;
    pads[CCDC PAD SOURCE OF].flags = MEDIA PAD FL SOURCE;
```

```
me->ops = \&ccdc media ops;
    ret = media_entity_pads init(me, CCDC PADS NUM, pads);
    if (ret < 0)
         return ret;
step 4: resizer
#define RESZ PAD SINK
                                    0
#define RESZ PAD SOURCE
                                     1
#define RESZ PADS NUM
    pads[RESZ PAD SINK].flags = MEDIA PAD FL SINK
                     | MEDIA PAD FL MUST CONNECT;
    pads[RESZ PAD SOURCE].flags = MEDIA PAD FL SOURCE;
    me->ops = &resizer media ops;
    ret = media entity pads init(me, RESZ PADS NUM, pads);
    if (ret < 0)
         return ret;
step 4: Create links between entities.
  /* Create links between entities. */
    ret = media create pad link(
              &isp->isp csi2a.subdev.entity, CSI2 PAD SOURCE,
              &isp->isp ccdc.subdev.entity, CCDC PAD SINK, 0);
    if (ret < 0)
         return ret:
    ret = media create pad link(
              &isp->isp ccp2.subdev.entity, CCP2 PAD SOURCE,
              &isp->isp ccdc.subdev.entity, CCDC PAD SINK, 0);
    if (ret < 0)
         return ret;
     ret = media create pad link(
              &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
              &isp->isp prev.subdev.entity, PREV PAD SINK, 0);
    if (ret < 0)
```

```
return ret;
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE OF,
         &isp->isp res.subdev.entity, RESZ PAD SINK, 0);
if (ret < 0)
    return ret:
ret = media create pad link(
         &isp->isp prev.subdev.entity, PREV PAD SOURCE,
         &isp->isp res.subdev.entity, RESZ PAD SINK, 0);
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
         &isp->isp aewb.subdev.entity, 0,
         MEDIA_LNK_FL_ENABLED | MEDIA_LNK_FL_IMMUTABLE);
if (ret < 0)
    return ret;
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
         &isp->isp af.subdev.entity, 0,
         MEDIA LNK FL ENABLED | MEDIA LNK FL IMMUTABLE);
if (ret < 0)
    return ret;
ret = media create pad link(
         &isp->isp ccdc.subdev.entity, CCDC PAD SOURCE VP,
         &isp->isp hist.subdev.entity, 0,
         MEDIA LNK FL ENABLED | MEDIA LNK FL IMMUTABLE);
if (ret < 0)
    return ret;
```

OMAP3 ISP: ISR

Step 1: ISP IRQ: isp.c (probe)

```
drivers/media/platform/omap3isp/isp.c
    /* Interrupt */
    ret = platform get irq(pdev, 0);
    if (ret \leq 0) {
         dev err(isp->dev, "No IRQ resource\n");
         ret = -ENODEV;
         goto error iommu;
    isp->irq num = ret;
    if (devm request irg(isp->dev, isp->irg num, isp isr,
                 "OMAP3 ISP", isp)) {
IRQF SHARED,
         dev err(isp->dev, "Unable to request IRQ\n");
         ret = -EINVAL;
         goto error iommu;
    }
Step 2: ISP ISR HANDLER: isp.c (probe)
static irgreturn t isp isr(int irg, void * isp)
    static const u32 ccdc events = IRQ0STATUS CCDC LSC PREF ERR IRQ
                       IRQOSTATUS CCDC LSC DONE IRQ |
                       IRQ0STATUS CCDC VD0 IRQ |
                       IRQ0STATUS CCDC VD1 IRQ |
                       IRQ0STATUS HS VS IRQ;
    struct isp device *isp = isp;
    u32 irgstatus;
    irgstatus = isp reg readl(isp, OMAP3 ISP IOMEM MAIN,
ISP IROOSTATUS):
    isp reg writel(isp, irgstatus, OMAP3 ISP IOMEM MAIN,
ISP IRQOSTATUS);
    isp isr sbl(isp);
    if (irgstatus & IRQOSTATUS CSIA IRQ)
         omap3isp csi2 isr(&isp->isp csi2a);
```

```
if (irgstatus & IRQ0STATUS CSIB IRQ)
         omap3isp ccp2 isr(&isp->isp ccp2);
    if (irgstatus & IRQOSTATUS CCDC VD0 IRQ) {
         if (isp->isp ccdc.output & CCDC OUTPUT PREVIEW)
             omap3isp preview isr frame sync(&isp->isp prev);
         if (isp->isp ccdc.output & CCDC OUTPUT RESIZER)
             omap3isp resizer isr frame sync(&isp->isp res);
         omap3isp stat isr frame sync(&isp->isp aewb);
         omap3isp stat isr frame sync(&isp->isp af);
         omap3isp stat isr frame sync(&isp->isp hist);
    }
    if (irgstatus & ccdc events)
         omap3isp ccdc isr(&isp->isp ccdc, irgstatus & ccdc events);
         if (irgstatus & IRQOSTATUS PRV DONE IRQ) {
         if (isp->isp prev.output & PREVIEW OUTPUT RESIZER)
             omap3isp resizer isr frame sync(&isp->isp res);
         omap3isp preview isr(&isp->isp prev);
    }
    if (irgstatus & IRQOSTATUS RSZ DONE IRQ)
         omap3isp resizer isr(&isp->isp res);
    if (irgstatus & IRQOSTATUS H3A AWB DONE IRQ)
         omap3isp stat isr(&isp->isp aewb);
    if (irgstatus & IRQ0STATUS H3A AF DONE IRQ)
         omap3isp stat isr(&isp->isp af);
    if (irgstatus & IRQOSTATUS HIST DONE IRQ)
         omap3isp stat isr(&isp->isp hist);
    omap3isp flush(isp);
#if defined(DEBUG) && defined(ISP ISR DEBUG)
    isp isr dbg(isp, irqstatus);
#endif
    return IRQ HANDLED;
```

}

OMAP3 ISP: DEVICE TREE

Step 1: OMAP3 ISP: OMAP34XX: omap3-n900.dts

```
isp: isp@480bc000 {
              compatible = "ti,omap3-isp";
              reg = <0x480bc000 0x12fc
                  0x480bd800 0x017c>;
              interrupts = <24>;
              iommus = <&mmu isp>;
              syscon = <\&scm conf 0x6c>;
              ti,phy-type = < OMAP3ISP PHY TYPE COMPLEX IO>;
              \#clock-cells = <1>;
              ports {
                   \#address-cells = <1>;
                   \#size-cells = <0>:
              };
};
&isp {
    vdds csib-supply = <&vaux2>;
    pinctrl-names = "default";
    pinctrl-0 = <&camera pins>;
    ports {
         port@1 {
              reg = <1>;
              csi isp: endpoint {
                   remote-endpoint = <&csi_cam1>;
                   bus-type = <3>; /* CCP2 */
                  clock-lanes = <1>;
                   data-lanes = <0>;
                   lane-polarity = <0.0>;
                  /* Select strobe = <1> for back camera, <0> for front
                      camera */
                  strobe = <1>;
              };
         };
    };
};
&i2c3 {
```

```
pinctrl-names = "default";
    pinctrl-0 = <&i2c3 pins>;
    clock-frequency = <400000>;
   cam1: camera@3e {
         compatible = "toshiba,et8ek8";
         reg = <0x3e>;
         vana-supply = <&vaux4>;
         clocks = <\&isp 0>;
         clock-names = "extclk";
         clock-frequency = <9600000>;
         reset-gpio = <&gpio4 6 GPIO ACTIVE HIGH>; /* 102 */
         lens-focus = <\&ad5820>;
         port {
              csi cam1: endpoint {
                   bus-type = <3>; /* CCP2 */
                  strobe = <1>;
                  clock-inv = <0>;
                  crc = <1>;
                  remote-endpoint = <&csi isp>;
              };
         };
    };
};
```

Step 2: OMAP3 ISP: OMAP36XX: omap3-n950.dts

```
};
&isp {
    vdd-csiphy1-supply = <&vaux2>;
    vdd-csiphy2-supply = <&vaux2>;
    ports {
         port@2 {
              reg = <2>;
             csi2a_ep: endpoint {
                  remote-endpoint = <&smia_1_1>;
                  clock-lanes = <2>;
                  data-lanes = <3.1>;
                  crc = <1>;
                  lane-polarities = <111>;
              };
         };
    };
};
&i2c2 {
    smia 1: camera@10 {
         compatible = "nokia,smia";
         reg = <0x10>;
         /* No reset gpio */
         vana-supply = <&vaux3>;
         clocks = <\&isp 0>;
         clock-frequency = <9600000>;
         nokia, nvm-size = <(16 * 64)>;
         flash-leds = <&as3645a flash &as3645a indicator>;
         port {
              smia 1 1: endpoint {
                  link-frequencies = /bits/ 64 <210000000 333600000
398400000>;
                  clock-lanes = <0>;
                  data-lanes = <1 2>;
                  remote-endpoint = <&csi2a ep>;
              };
         };
    };
};
```

Step 3: isp.c (probe)

drivers/media/platform/omap3isp/isp.c

```
ret = v4l2 async notifier parse fwnode endpoints(
         &pdev->dev, &isp->notifier, sizeof(struct isp async subdev),
         isp fwnode parse);
    if (ret < 0)
         goto error;
    isp->notifier.ops = &isp subdev notifier ops;
    ret = v4l2 async notifier register(&isp->v4l2 dev, &isp->notifier);
    if (ret)
         goto error register entities;
Step 4: isp_fwnode_parse
enum isp of phy {
     ISP OF PHY PARALLEL = 0,
     ISP OF PHY CSIPHY1,
     ISP OF PHY CSIPHY2,
};
static int isp fwnode parse(struct device *dev,
                  struct v4l2 fwnode endpoint *vep,
                  struct v4l2 async subdev *asd)
{
     struct isp async subdev *isd =
          container of(asd, struct isp async subdev, asd);
     struct isp bus cfg *buscfg = &isd->bus;
     bool csi1 = false:
     unsigned int i;
     dev dbg(dev, "parsing endpoint %pOF, interface %u\n",
          to of node(vep->base.local fwnode), vep->base.port);
     switch (vep->base.port) {
     case ISP OF PHY PARALLEL:
          buscfg->interface = ISP INTERFACE PARALLEL;
          buscfg->bus.parallel.data lane shift =
                vep->bus.parallel.data shift;
          buscfg->bus.parallel.clk pol =
                !!(vep->bus.parallel.flags
```

```
& V4L2 MBUS PCLK SAMPLE_FALLING);
          buscfg->bus.parallel.hs pol =
               !!(vep->bus.parallel.flags &
V4L2 MBUS VSYNC ACTIVE LOW);
          buscfg->bus.parallel.vs pol =
               !!(vep->bus.parallel.flags &
V4L2 MBUS HSYNC ACTIVE LOW);
          buscfg->bus.parallel.fld pol =
               !!(vep->bus.parallel.flags & V4L2_MBUS_FIELD_EVEN_LOW);
          buscfg->bus.parallel.data pol =
               !!(vep->bus.parallel.flags &
V4L2 MBUS DATA ACTIVE LOW);
          buscfg->bus.parallel.bt656 = vep->bus type ==
V4L2 MBUS BT656;
          break:
     case ISP OF PHY CSIPHY1:
     case ISP OF PHY CSIPHY2:
          switch (vep->bus type) {
          case V4L2 MBUS CCP2:
          case V4L2 MBUS CSI1:
               dev dbg(dev, "CSI-1/CCP-2 configuration\n");
               csi1 = true:
               break;
          case V4L2 MBUS CSI2:
               dev dbg(dev, "CSI-2 configuration\n");
               csi1 = false:
               break;
          default:
               dev err(dev, "unsupported bus type %u\n",
                    vep->bus type);
               return -EINVAL:
          }
          switch (vep->base.port) {
          case ISP OF PHY CSIPHY1:
               if (csi1)
                    buscfg->interface = ISP_INTERFACE_CCP2B_PHY1;
               else
                    buscfg->interface = ISP INTERFACE CSI2C PHY1;
               break;
          case ISP_OF_PHY_CSIPHY2:
               if (csi1)
                    buscfg->interface = ISP INTERFACE CCP2B PHY2;
```

```
else
          buscfg->interface = ISP INTERFACE CSI2A PHY2;
     break:
if (csi1) {
     buscfg->bus.ccp2.lanecfg.clk.pos =
          vep->bus.mipi csi1.clock lane;
     buscfg->bus.ccp2.lanecfg.clk.pol =
          vep->bus.mipi csi1.lane polarity[0];
     dev dbg(dev, "clock lane polarity %u, pos %u\n",
          buscfg->bus.ccp2.lanecfg.clk.pol,
          buscfg->bus.ccp2.lanecfg.clk.pos);
     buscfg->bus.ccp2.lanecfg.data[0].pos =
          vep->bus.mipi csi1.data lane;
     buscfg->bus.ccp2.lanecfg.data[0].pol =
          vep->bus.mipi csi1.lane polarity[1];
     dev dbg(dev, "data lane polarity %u, pos %u\n",
          buscfg->bus.ccp2.lanecfg.data[0].pol,
          buscfg->bus.ccp2.lanecfg.data[0].pos);
     buscfg->bus.ccp2.strobe clk pol =
          vep->bus.mipi csi1.clock inv;
     buscfg->bus.ccp2.phy layer = vep->bus.mipi csi1.strobe;
     buscfg->bus.ccp2.ccp2 mode =
          vep->bus type == V4L2 MBUS CCP2;
     buscfg->bus.ccp2.vp clk pol = 1;
     buscfg->bus.ccp2.crc = 1;
} else {
     buscfg->bus.csi2.lanecfg.clk.pos =
          vep->bus.mipi csi2.clock lane;
     buscfg->bus.csi2.lanecfg.clk.pol =
          vep->bus.mipi csi2.lane polarities[0];
     dev_dbg(dev, "clock lane polarity %u, pos %u\n",
          buscfg->bus.csi2.lanecfg.clk.pol,
          buscfg->bus.csi2.lanecfg.clk.pos);
     buscfg->bus.csi2.num data lanes =
          vep->bus.mipi csi2.num data lanes;
     for (i = 0; i < buscfg->bus.csi2.num data lanes; i++) {
          buscfg->bus.csi2.lanecfg.data[i].pos =
```

```
vep->bus.mipi csi2.data lanes[i];
                     buscfg->bus.csi2.lanecfg.data[i].pol =
                           vep->bus.mipi csi2.lane polarities[i + 1];
                     dev dbg(dev,
                           "data lane %u polarity %u, pos %u\n", i,
                           buscfg->bus.csi2.lanecfg.data[i].pol,
                           buscfg->bus.csi2.lanecfg.data[i].pos);
                }
                /*
                * FIXME: now we assume the CRC is always there.
                * Implement a way to obtain this information from the
                * sensor. Frame descriptors, perhaps?
                buscfg->bus.csi2.crc = 1;
           break:
     default:
          dev warn(dev, "%pOF: invalid interface %u\n",
                to of node(vep->base.local fwnode), vep->base.port);
          return -EINVAL;
     }
     return 0;
}
Step 5: isp subdev notifier ops
static int isp subdev notifier complete(struct v4l2 async notifier
*async)
{
     struct isp device *isp = container of(async, struct isp device,
                               notifier):
     struct v4l2 device *v4l2 dev = &isp->v4l2 dev;
     struct v4l2 subdev *sd;
     int ret;
     ret = media entity enum init(&isp->crashed, &isp->media dev);
     if (ret)
          return ret;
     list for each entry(sd, &v4l2 dev->subdevs, list) {
           if (sd->notifier != &isp->notifier)
```