

Laboratory Exercise 4

Latches, Flip-flops, and Registers

Revision of October 13, 2023

The purpose of this exercise is to investigate the fundamental synchronous logic elements: latches, flip-flops, and registers.

For Part I you will use the *breadboard* to build and test a circuit. For Parts II and III of the lab you should begin by writing and testing System Verilog code and simulating it with ModelSim. You should be prepared to show schematics, System Verilog, and simulations to your TA, if requested. You must simulate your circuit with ModelSim using reasonable test vectors written in the format used in Lab 2 for the simulation files.

1 Part I

In this part, you will build a gated D-Latch (textbook Section 3.2.2), shown in Figure 1. You must once again use the 7400 chips (as in Lab 1) and the protoboard (breadboard). Refer back to the Lab 1 handout for the specifications of the 7400 chips.




Figure 1: Circuit for a gated D latch.

1.1 What to Do

Perform the following steps:

1. *Prior to coming to lab*, draw a schematic of the gated D latch using 7400-series chips. Recall from Lab 1 what a gate-level schematic looks like.
2. Build the gated D latch using the chips and breadboard. Use switches to control the clock and D input. Use LEDs to make Qa and Qb visible. Don't forget to hook up the power and ground on all of your chips!

3. Study the behaviour of the latch for different D and Clk settings. Observe Q when Clk is set high and you change D several times. Then observe Q when Clk is set low and you change D several times. How do you set Q high? How do you set Q low?
4. What are all the cases you need to show that your D latch is working correctly?

Once your circuit works as expected, demo it to your TA for marking.

2 Part II

In this section, you must build an ALU which includes registers to store values. Registers are sequential storage elements, consisting of several D flip flops working in unison.

2.1 D flip flops

In modern digital circuit design, latches are rarely used, and only in very special circumstances. The most common storage element today is the *edge-triggered D flip flop*. One way to build an edge-triggered D flip flop is to connect two D latches in series with the two D latches using opposite edges of the clock. This is called a leader-follower flip flop (textbook Section 3.2.3). The output of the flip flop changes on a clock *edge*, unlike the latch, which changes according to the *level* of the clock. For a positive edge-triggered flip flop, the output changes when the clock edge *rises*. The code for a positive edge-triggered flip flop is shown in Listing [1](#) (textbook Section 4.4.2).

```
module D_flip_flop(
    input logic clk,
    input logic reset_b,
    input logic d,
    output logic q
);
    always_ff @(posedge clk)
    begin
        if (reset_b) q <= 1'b0;
        else q <= d;
    end
endmodule
```

Listing 1: Code for a 1-bit D-Flip flop with synchronous active-high reset.

There are several important things to note about the code shown in Listing [1](#)

1. The flip-flop is created using a new `always_ff` block. System Verilog uses different `always` blocks to make it easier to spot whether the code is creating combinational (using `always_comb`) or sequential (using `always_ff`) logic.
2. Statements inside `always_ff` blocks use `<=` (non-blocking) instead of regular `=` (blocking) assignments. Using `=` inside `always_ff` blocks can lead to your circuit behaving in odd ways. Always double check that you are using the right type of assignment.
3. This flip flop has an **active-high, synchronous reset**, meaning that the reset only happens when `reset_b = 1` on the rising clock edge.
4. If `q` is declared as **logic** `q`, then you get a single flip flop. If `q` is declared as **logic[7:0]** `q`, then you get eight parallel flip flops, which is called an *8-bit register*. Of course, `d` should have the same width as `q`.

NOTE: Think carefully about the order of if/elseif/else statements inside your `always` block. In order for the circuit to behave as we expect, you should check the reset condition first inside your `always_ff` block.

2.2 Designing a sequential ALU

Similar to Lab 3, you must now build an ALU with the four operations shown in Listing 2. *Note* that the operations here are **not** the same as in Lab 3. Figure 2 shows a high-level schematic of the ALU you must build. The output of the ALU is to be stored in an 8-bit *register* and the four least-significant bits of the register output are connected to the *B* input of the ALU. The 8-bit register should have an **active-high synchronous** reset.

```
always_comb
begin
    case (Function)
    0: A + B the '+' operator.
    1: A * B using the '*' operator.
    2: Left shift B by A bits using the shift operator.
    3: Hold current value in the Register, i.e., the register
        value does not change.
    default: ...
    endcase
end
```

Listing 2: Pseudo-code for ALU




Figure 2: Simple ALU with register circuit for Part II.

2.3 What to Do

The top-level module of your design should have the following signature declaration:

```
module part2(Clock, Reset_b, Data, Function, ALUout);
```

Pre-Lab work:

1. *Prior to coming to lab*, draw a schematic showing your code structure with all wires, inputs and outputs labeled.
2. After drawing your schematic, write code that corresponds to your schematic. Your System Verilog code should use the same names for the wires and instances as shown in your schematic. Use the code in Listing 1 as the model for your register code.

In Lab:

3. Simulate your ALU with ModelSim to satisfy yourself that your circuit is working. Be prepared to justify that your test cases are enough to give confidence that your circuit is working. When you are satisfied with your simulations, you can submit to the Automarker.

2.4 Running on the FPGA

If you wish to run your code on the FPGA, you can use the port mapping shown in Table 1.

module Port Name	Direction	DE1-SoC Pin Name
Clock	Input	KEY[0]
Reset_b	Input	KEY[1]
Data	Input	SW[3:0] and HEX[0]
Function	Input	SW[9:8]
ALUout	Output	LEDR[7:0] and HEX[5], HEX[4]

Table 1: Module port mapping to DE1-SoC/DE10-Lite pin names

NOTE 1: When using Quartus, avoid module names such as *dff*. This is a reserved Quartus keyword and modules with this name will not be synthesized. This is reported as a *warning* in Quartus but it's easy to miss.

Note 2: All mechanical switches, such as a push/toggle button, will often make contact several times due the electrical contacts bouncing. This happens quickly in human time, but not in electrical time. With a bouncing switch you can observe multiple high-frequency toggles making it difficult to create single clock edges. If you run into bounce problems with KEY_0 for your clock you can try to use KEY_1 instead to see if that is better.

3 Part III

A basic element in designing sequential logic is the **shift register** (textbook Section 5.4.2). When bits are shifted in a register, it means that the bits are copied to the next flip flop on the left or the right. For example, to shift the bits left, each flip flop loads the value of the flip flop to its right when the clock edge occurs. In a normal shift register, the right-most register is loaded with an input value or with a fixed value such as 0.

A more advanced version of the shift register is the **rotating register**, which feeds the value shifted out back to the input of the shift register, thus ‘rotating’ the value. The only way to change the value in a rotating register is to use the ‘parallel load’ input to set all the D-flip flops at the same time. In this part of the lab, you must design a 4-bit rotating register with parallel load. Each bit of this rotating register consists of a positive edge-triggered D flip flop and several multiplexers as shown in Figure 3a. The mux closest to the flip flop supports parallel load using the `loadn` input. The second mux controls the direction of rotation. The D flip flops should have an **active-high synchronous** reset.

The top-level circuit is shown in Figure 3b and consists of 4 instances of the circuit shown in Figure 3a. Let's take a look at the function of each of the inputs shown in Figure 3b.

1. *Data_IN* connects to the *D* input of the 4 registers.
2. *ParallelLoadn* controls loading a value into all 4 registers.

$Q_7Q_6Q_5Q_4Q_3Q_2Q_1Q_0$
 $Q_7Q_7Q_6Q_5Q_4Q_3Q_2Q_1$
 $Q_7Q_7Q_7Q_6Q_5Q_4Q_3Q_2$
 ...

- When $ParallelLoadn = 1$ and $RotateRight = 0$, the bits of the register rotate to the left on each positive clock edge. $ASRight$ is ignored:

$Q_7Q_6Q_5Q_4Q_3Q_2Q_1Q_0$
 $Q_6Q_5Q_4Q_3Q_2Q_1Q_0Q_7$
 $Q_5Q_4Q_3Q_2Q_1Q_0Q_7Q_6$
 ...

3.1 What to Do

The top-level module of your design should have the following signature declaration:

```
module part3(clock, reset, ParallelLoadn, RotateRight, ASRight, Data_IN, Q);
```

Pre-Lab work:

- Prior to coming to lab, draw a schematic for the 4-bit rotating register with parallel load. Your schematic should contain four instances of the sub-circuit in Figure 3a and all the wiring required to implement the desired behaviour. Label the signals on your schematic with the same names you will use in your System Verilog code.
- Using the code in Listing 1, write a module to implement the circuit shown in Figure 3a.
- Now, write a module that instantiates four instances of the previous module which implements Figure 3a.

In Lab:

- Simulate your rotating register with ModelSim to satisfy yourself that your circuit is working. In your simulation, you should perform the reset operation first. Then, clock the register for several cycles to demonstrate rotation in the left and right directions. Be prepared to justify that your test cases are enough to give confidence that your circuit is working.
- When you are satisfied with your simulations, you can submit to the Automarker.

NOTE: If you do not perform a reset first, your simulation will not work! Try simulating without doing reset first and see what happens. Can you explain the results?

3.2 Running on the FPGA

If you wish to run your code on the FPGA, you can use the port mapping shown in Table 2.

module Port Name	Direction	DE1-SoC Pin Name
clock	Input	KEY[0]
reset	Input	KEY[1]
Data_IN	Input	SW[3:0] and HEX[0]
ParallelLoadn	Input	SW[9]
RotateRight	Input	SW[8]
ASRight	Input	SW[7]
Q	Output	LEDR[3:0] and HEX[4]

Table 2: Module port mapping to DE1-SoC/DE10-Lite pin names

4 Submission

When submitting to the Automarker make sure you have modules declared as shown below as the Automarker will be looking for modules with these exact signatures.

4.1 Part II

For Part II, you need to submit a file named `part2.sv` with the following module in it:

```
module part2(Clock, Reset_b, Data, Function, ALUout);
```

4.2 Part III

For Part III, you need to submit a file named `part3.sv` with the following module in it:

```
module part3(clock, reset, ParallelLoadn, RotateRight, ASRight, Data_IN, Q);
```