

DDR3 SDRAM

MT41J256M4 - 32 Meg x 4 x 8 banks MT41J128M8 - 16 Meg x 8 x 8 banks MT41J64M16 - 8 Meg x 16 x 8 banks

Ca	COL	C 3		

- $V_{DD} = V_{DDO} = 1.5V \pm 0.075V$
- 1.5V center-terminated push/pull I/O
- Differential bidirectional data strobe
- 8*n*-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks

Fasturas

- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- POSTED CAS ADDITIVE latency (AL)
- Programmable CAS WRITE latency (CWL) based on
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Self refresh mode
- T_C of 0°C to 95°C
 - 64ms, 8192 cycle refresh at 0°C to 85°C
 - 32ms, 8192 cycle refresh at 85°C to 95°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- · Output driver calibration

Options ¹	Marking
• Configuration	_
- 256 Meg x 4	256M4
- 128 Meg x 8	128M8
- 64 Meg x 16	64M16
• FBGA package (Pb-free) – x4, x8	
– 78-ball (8mm x 11.5mm) Rev. G	JP
 78-ball (8mm x 10.5mm) Rev. J 	DA
• FBGA package (Pb-free) – x16	
– 96-ball (8mm x 14mm) Rev. G	JT
 96-ball (8mm x 14mm) Rev. J 	TW
• Timing – cycle time	
- 938ps @ CL = 14 (DDR3-2133)	-093
- 1.07ns @ CL = 13 (DDR3-1866)	-107
- 1.25ns @ CL = 11 (DDR3-1600)	-125
-1.5ns @ CL = 9 (DDR3-1333)	-15E
-1.87ns @ CL = 7 (DDR3-1066)	-187E
 Operating temperature 	
– Commercial (0°C ≤ T_C ≤ +95°C)	None
- Industrial (-40 °C ≤ T _C ≤ +95°C)	IT
Revision	:G / :I

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on http://www.micron.com for available offerings.

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target ^t RCD- ^t RP-CL	^t RCD (ns)	^t RP (ns)	CL (ns)
-093 ^{1, 2, 3, 4}	2133	14-14-14	13.09	13.09	13.09
-107 ^{1, 2, 3}	1866	13-13-13	13.91	13.91	13.91
-125 ^{1, 2}	1600	11-11-11	13.75	13.75	13.75
-15E ¹	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1


- Notes: 1. Backward compatible to 1066, CL = 7 (-187E).
 - 2. Backward compatible to 1333, CL = 9 (-15E).
 - 3. Backward compatible to 1600, CL = 11 (-125).
 - 4. Backward compatible to 1866, CL = 13 (-107).



Table 2: Addressing

Parameter	256 Meg x 4	128 Meg x 8	64 Meg x 16
Configuration	32 Meg x 4 x 8 banks	16 Meg x 8 x 8 banks	8 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row addressing	16K (A[13:0])	16K (A[13:0])	8K (A[12:0])
Bank addressing	8 (BA[2:0])	8 (BA[2:0])	8 (BA[2:0])
Column addressing	2K (A[11, 9:0])	1K (A[9:0])	1K (A[9:0])
Page Size	1KB	1KB	2KB

Figure 1: DDR3 Part Numbers



Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on http://www.micron.com for available offerings.

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: http://www.micron.com.





Contents

State Diagram	11
Functional Description	12
Industrial Temperature	12
General Notes	12
Functional Block Diagrams	14
Ball Assignments and Descriptions	
Package Dimensions	
Electrical Specifications	
Absolute Ratings	
Input/Output Capacitance	
Thermal Characteristics	
Electrical Specifications – I _{DD} Specifications and Conditions	
Electrical Characteristics – I _{DD} Specifications	
Electrical Specifications – DC and AC	
DC Operating Conditions	
Input Operating Conditions	
AC Overshoot/Undershoot Specification	
Slew Rate Definitions for Single-Ended Input Signals	
Slew Rate Definitions for Differential Input Signals	
ODT Characteristics	
ODT Resistors	
ODT Sensitivity	
ODT Timing Definitions	
Output Driver Impedance	
34 Ohm Output Driver Impedance	
34 Ohm Driver	
34 Ohm Output Driver Sensitivity	
Alternative 40 Ohm Driver	
40 Ohm Output Driver Sensitivity	
± •	
Output Characteristics and Operating Conditions	
Slew Rate Definitions for Single-Ended Output Signals	
Slew Rate Definitions for Differential Output Signals	
Speed Bin Tables	
Electrical Characteristics and AC Operating Conditions	
Command and Address Setup, Hold, and Derating	
Data Setup, Hold, and Derating	
Commands – Truth Tables	
Commands	
DESELECT	
NO OPERATION	
ZQ CALIBRATION LONG	
ZQ CALIBRATION SHORT	
ACTIVATE	
READ	
WRITE	
PRECHARGE	
REFRESH	
SELF REFRESH	
DLL Disable Mode	120



1Gb: x4, x8, x16 DDR3 SDRAM Features

Input Clock Frequency Change	
Write Leveling	
Write Leveling Procedure	
Write Leveling Mode Exit Procedure	130
Initialization	
Mode Registers	
Mode Register 0 (MR0)	134
Burst Length	134
Burst Type	135
DLL RESET	136
Write Recovery	
Precharge Power-Down (Precharge PD)	137
CAS Latency (CL)	137
Mode Register 1 (MR1)	138
DLL Enable/DLL Disable	
Output Drive Strength	139
OUTPUT ENABLE/DISABLE	139
TDQS Enable	139
On-Die Termination	140
WRITE LEVELING	140
POSTED CAS ADDITIVE Latency	140
Mode Register 2 (MR2)	141
CAS Write Latency (CWL)	142
AUTO SELF REFRESH (ASR)	142
SELF REFRESH TEMPERATURE (SRT)	143
SRT vs. ASR	143
DYNAMIC ODT	143
Mode Register 3 (MR3)	144
MULTIPURPOSE REGISTER (MPR)	
MPR Functional Description	145
MPR Register Address Definitions and Bursting Order	146
MPR Read Predefined Pattern	152
MODE REGISTER SET (MRS) Command	
ZQ CALIBRATION Operation	153
ACTIVATE Operation	
READ Operation	156
WRITE Operation	167
DQ Input Timing	175
PRECHARGE Operation	
SELF REFRESH Operation	
Extended Temperature Usage	
Power-Down Mode	
RESET Operation	
On-Die Termination (ODT)	190
Functional Representation of ODT	
Nominal ODT	
Dynamic ODT	
Dynamic ODT Special Use Case	
Functional Description	
Synchronous ODT Mode	
ODT Latency and Posted ODT	
Timing Parameters	
ullet	



1Gb: x4, x8, x16 DDR3 SDRAM Features

ODT Off During READs	201
Asynchronous ODT Mode	
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)	
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)	
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)	





List of Tables

Table 1:	Key Timing Parameters	. 1
Table 2:	Addressing	. 2
Table 3:	78-Ball FBGA – x4, x8 Ball Descriptions	18
	96-Ball FBGA – x16 Ball Descriptions	
	Absolute Maximum Ratings	
	DDR3 Input/Output Capacitance	
	Thermal Characteristics	
	Timing Parameters Used for I _{DD} Measurements – Clock Units	
	I _{DD0} Measurement Loop	
Table 10:	I _{DD1} Measurement Loop	32
	I _{DD} Measurement Conditions for Power-Down Currents	
	I _{DD2N} and I _{DD3N} Measurement Loop	
	I _{DD2NT} Measurement Loop	
	I _{DD4R} Measurement Loop	
	I _{DD4W} Measurement Loop	
	I _{DD5B} Measurement Loop	
	$I_{\rm DD}$ Measurement Conditions for $I_{\rm DD6}$, $I_{\rm DD6ET}$, and $I_{\rm DD8}$	
	I _{DD7} Measurement Loop	
	I _{DD} Maximum Limits – Rev. G	
	I _{DD} Maximum Limits – Rev. J	
	DC Electrical Characteristics and Operating Conditions	
	DC Electrical Characteristics and Input Conditions	
	Input Switching Conditions	
	Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	
	Control and Address Pins	
	Clock, Data, Strobe, and Mask Pins	
	Allowed Time Before Ringback (†DVAC) for CK - CK# and DQS - DQS#	
	Single-Ended Input Slew Rate Definition	
	Differential Input Slew Rate Definition	
	On-Die Termination DC Electrical Characteristics	
	R _{TT} Effective Impedances	
	ODT Sensitivity Definition	
	ODT Temperature and Voltage Sensitivity	
	ODT Timing Definitions	
	Reference Settings for ODT Timing Measurements	
	34 Ohm Driver Impedance Characteristics	
	34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations	
	34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = 1.5V$	
Table 39:	34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = 1.575V$	62
Table 40:	34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = 1.425V$	63
Table 41:	34 Ohm Output Driver Sensitivity Definition	63
	34 Ohm Output Driver Voltage and Temperature Sensitivity	
	40 Ohm Driver Impedance Characteristics	
Table 44:	40 Ohm Output Driver Sensitivity Definition	64
	40 Ohm Output Driver Voltage and Temperature Sensitivity	
	Single-Ended Output Driver Characteristics	
Table 47:	Differential Output Driver Characteristics	67
	Single-Ended Output Slew Rate Definition	
	Differential Output Slew Rate Definition	
	DDR3-1066 Speed Rins	71



1Gb: x4, x8, x16 DDR3 SDRAM Features

Table 51:	DDR3-1333 Speed Bins	72
Table 52:	DDR3-1600 Speed Bins	73
Table 53:	DDR3-1866 Speed Bins	74
Table 54:	DDR3-2133 Speed Bins	75
	Electrical Characteristics and AC Operating Conditions	
Table 56:	Electrical Characteristics and AC Operating Conditions for Speed Extensions	86
Table 57:	Command and Address Setup and Hold Values Referenced – AC/DC-Based	96
	Derating Values for tIS/tIH - AC175/DC100-Based	
Table 59:	Derating Values for tIS/tIH – AC150/DC100-Based	97
Table 60:	Derating Values for ^t IS/ ^t IH – AC135/DC100-Based	98
Table 61:	Derating Values for ^t IS/ ^t IH – AC125/DC100-Based	98
Table 62:	Minimum Required Time ^t VAC Above V _{IH(AC)} or Below V _{IL(AC)} for Valid Transition	99
Table 63:	DDR3 Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based	104
Table 64:	Derating Values for ^t DS/ ^t DH – AC175/DC100-Based	105
	Derating Values for ^t DS/ ^t DH – AC150/DC100-Based	
Table 66:	Derating Values for ^t DS/ ^t DH – AC135/DC100-Based at 1V/ns	106
Table 67:	Derating Values for ^t DS/ ^t DH – AC135/DC100-Based at 2V/ns	107
Table 68:	Required Minimum Time ${}^{t}VAC$ Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$) for Valid DQ Transition	108
Table 69:	Truth Table – Command	113
	Truth Table – CKE	
Table 71:	READ Command Summary	117
	WRITE Command Summary	
Table 73:	READ Electrical Characteristics, DLL Disable Mode	123
	Write Leveling Matrix	
	Burst Order	
Table 76:	MPR Functional Description of MR3 Bits	145
	MPR Readouts and Burst Order Bit Mapping	
	Self Refresh Temperature and Auto Self Refresh Description	
Table 79:	Self Refresh Mode Summary	179
	Command to Power-Down Entry Parameters	
	Power-Down Modes	
	Truth Table – ODT (Nominal)	
	ODT Parameters	
	Write Leveling with Dynamic ODT Special Case	
Table 85:	Dynamic ODT Specific Parameters	193
Table 86:	Mode Registers for R _{TT,nom}	193
Table 87:	Mode Registers for R _{TT(WR)}	194
Table 88:	Timing Diagrams for Dynamic ODT	194
Table 89:	Synchronous ODT Parameters	199
Table 90:	Asynchronous ODT Timing Parameters for All Speed Bins	204
	ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period	





List of Figures

	DDR3 Part Numbers	
Figure 2:	Simplified State Diagram	. 11
	256 Meg x 4 Functional Block Diagram	
-	128 Meg x 8 Functional Block Diagram	
	64 Meg x 16 Functional Block Diagram	
-	78-Ball FBGA – x4, x8 (Top View)	
-	96-Ball FBGA – x16 (Top View)	
-	78-Ball FBGA – x4, x8 (JP)	
_	78-Ball FBGA – x4, x8 (DA)	
	96-Ball FBGA – x16 (JT)	
Figure 11:	96-Ball FBGA – x16 (TW)	. 25
	Thermal Measurement Point	
_	Input Signal	
_	Overshoot	
Figure 15:	Undershoot	. 48
Figure 16:	V _{IX} for Differential Signals	. 49
	Single-Ended Requirements for Differential Signals	
	Definition of Differential AC-Swing and ^t DVAC	
	Nominal Slew Rate Definition for Single-Ended Input Signals	
	Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	
	ODT Levels and I-V Characteristics	
Figure 22:	ODT Timing Reference Load	. 57
Figure 23:	^t AON and ^t AOF Definitions	. 58
Figure 24:	^t AONPD and ^t AOFPD Definitions	. 58
	^t ADC Definition	
Figure 26:	Output Driver	. 60
Figure 27:	DQ Output Signal	. 67
Figure 28:	Differential Output Signal	. 68
Figure 29:	Reference Output Load for AC Timing and Output Slew Rate	. 68
	Nominal Slew Rate Definition for Single-Ended Output Signals	
	Nominal Differential Output Slew Rate Definition for DQS, DQS#	
Figure 32:	Nominal Slew Rate and tVAC for tIS (Command and Address – Clock)	100
Figure 33:	Nominal Slew Rate for ^t IH (Command and Address – Clock)	101
Figure 34:	Tangent Line for ^t IS (Command and Address – Clock)	102
Figure 35:	Tangent Line for ^t IH (Command and Address – Clock)	103
Figure 36:	Nominal Slew Rate and tVAC for tDS (DQ – Strobe)	109
Figure 37:	Nominal Slew Rate for ^t DH (DQ – Strobe)	110
	Tangent Line for ^t DS (DQ – Strobe)	
Figure 39:	Tangent Line for ^t DH (DQ – Strobe)	112
	Refresh Mode	
	DLL Enable Mode to DLL Disable Mode	
Figure 42:	DLL Disable Mode to DLL Enable Mode	122
	DLL Disable ^t DQSCK	
Figure 44:	Change Frequency During Precharge Power-Down	125
	Write Leveling Concept	
	Write Leveling Sequence	
	Write Leveling Exit Procedure	
	Initialization Sequence	
	MRS to MRS Command Timing (tMRD)	
Figure 50:	MRS to nonMRS Command Timing (^t MOD)	134



1Gb: x4, x8, x16 DDR3 SDRAM Features

Figure 51:	Mode Register 0 (MR0) Definitions	135
Figure 52:	READ Latency	137
Figure 53:	Mode Register 1 (MR1) Definition	138
Figure 54:	READ Latency (AL = 5, CL = 6)	141
Figure 55:	Mode Register 2 (MR2) Definition	142
Figure 56:	CAS Write Latency	142
Figure 57:	Mode Register 3 (MR3) Definition	144
Figure 58:	Multipurpose Register (MPR) Block Diagram	145
Figure 59:	MPR System Read Calibration with BL8: Fixed Burst Order Single Readout	148
Figure 60:	MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout	149
	MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble	
Figure 62:	MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble	151
Figure 63:	ZQ CALIBRATION Timing (ZQCL and ZQCS)	153
Figure 64:	Example: Meeting ^t RRD (MIN) and ^t RCD (MIN)	154
Figure 65:	Example: ^t FAW	155
Figure 66:	READ Latency	156
	Consecutive READ Bursts (BL8)	
Figure 68:	Consecutive READ Bursts (BC4)	158
Figure 69:	Nonconsecutive READ Bursts	159
	READ (BL8) to WRITE (BL8)	
	READ (BC4) to WRITE (BC4) OTF	
	READ to PRECHARGE (BL8)	
	READ to PRECHARGE (BC4)	
	READ to PRECHARGE (AL = 5, CL = 6)	
	READ with Auto Precharge (AL = 4, CL = 6)	
Figure 76:	Data Output Timing – ^t DQSQ and Data Valid Window	163
	Data Strobe Timing – READs	
Figure 78:	Method for Calculating ^t LZ and ^t HZ	165
Figure 79:	^t RPRE Timing	165
	tRPST Timing	
	tWPRE Timing	
	tWPST Timing	
0	WRITE Burst	
	Consecutive WRITE (BL8) to WRITE (BL8)	
	Consecutive WRITE (BC4) to WRITE (BC4) via OTF	
0	Nonconsecutive WRITE to WRITE	
	WRITE (BL8) to READ (BL8)	
	WRITE to READ (BC4 Mode Register Setting)	
	WRITE (BC4 OTF) to READ (BC4 OTF)	
	WRITE (BL8) to PRECHARGE	
	WRITE (BC4 Mode Register Setting) to PRECHARGE	
	WRITE (BC4 OTF) to PRECHARGE	
Figure 93:	Data Input Timing	176
Figure 94:	Self Refresh Entry/Exit Timing	178
Figure 95:	Active Power-Down Entry and Exit	182
	Precharge Power-Down (Fast-Exit Mode) Entry and Exit	
	Precharge Power-Down (Slow-Exit Mode) Entry and Exit	
	Power-Down Entry After READ or READ with Auto Precharge (RDAP)	
Figure 99:	Power-Down Entry After WRITE	184
	: Power-Down Entry After WRITE with Auto Precharge (WRAP)	
	: REFRESH to Power-Down Entry	
Figure 102	: ACTIVATE to Power-Down Entry	185




1Gb: x4, x8, x16 DDR3 SDRAM Features

Figure 103:	PRECHARGE to Power-Down Entry	186
Figure 104:	MRS Command to Power-Down Entry	186
Figure 105:	Power-Down Exit to Refresh to Power-Down Entry	187
Figure 106:	RESET Sequence	189
Figure 107:	On-Die Termination	190
Figure 108:	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4	195
Figure 109:	Dynamic ODT: Without WRITE Command	195
Figure 110:	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	196
Figure 111:	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	197
Figure 112:	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	197
Figure 113:	Synchronous ODT	199
Figure 114:	Synchronous ODT (BC4)	200
Figure 115:	ODT During READs	202
Figure 116:	Asynchronous ODT Timing with Fast ODT Transition	204
Figure 117:	Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry	206
Figure 118:	Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit	208
Figure 119:	Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	210
Figure 120:	Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	210



State Diagram

Figure 2: Simplified State Diagram



ACT = ACTIVATE

MPR = Multipurpose register

MRS = Mode register set

PDE = Power-down entry

PDX = Power-down entry

PRE = PRECHARGE

PREA = PRECHARGE ALL

READ = RD, RDS4, RDS8

READ AP = RDAP, RDAPS4, RDAPS8 REF = REFRESH

RESET = START RESET PROCEDURE

SRE = Self refresh entry

SRX = Self refresh exit

WRITE = WR, WRS4, WRS8

WRITE AP = WRAP, WRAPS4, WRAPS8

ZQCL = ZQ LONG CALIBRATION

ZQCS = ZQ SHORT CALIBRATION



Functional Description

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed -40°C or 95°C. JEDEC specifications require the refresh rate to double when T_{C} exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when T_{C} is < 0°C or >95°C.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as "DQ." DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "DQS" and "CK" found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.



1Gb: x4, x8, x16 DDR3 SDRAM Functional Description

- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Row addressing is denoted as A[*n*:0]. *For example,* 1Gb: *n* = 12 (x16); 1Gb: *n* = 13 (x4, x8); 2Gb: *n* = 13 (x16) and 2Gb: *n* = 14 (x4, x8); 4Gb: *n* = 14 (x16); and 4Gb: *n* = 15 (x4, x8).
- Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
 - Connect UDQS to ground via $1k\Omega^*$ resistor.
 - Connect UDQS# to V_{DD} via $1k\Omega^*$ resistor.
 - Connect UDM to V_{DD} via $1k\Omega^*$ resistor.
 - Connect DQ[15:8] individually to either V_{SS} , V_{DD} , or V_{REF} via $1k\Omega$ resistors,* or float DQ[15:8].

*If ODT is used, $1k\Omega$ resistor should be changed to 4x that of the selected ODT.



Functional Block Diagrams

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.

Figure 3: 256 Meg x 4 Functional Block Diagram






Figure 4: 128 Meg x 8 Functional Block Diagram





Figure 5: 64 Meg x 16 Functional Block Diagram





Ball Assignments and Descriptions

Figure 6: 78-Ball FBGA - x4, x8 (Top View)

	1	2	3	4	5	6	7	8	9
Α	V _{ss}	V_{DD}	O NC				NF, NF/TDQS	# V _{SS}	O V _{DD}
В			DQ0				DM, DM/TDC		
C	V _{SS}	V _{SSQ}							V _{DDQ}
D	V _{DDQ}	DQ2	DQS				DQ1	DQ3	V _{SSQ}
E	V _{SSQ}	NF, DQ6	DQS#				V _{DD}	V _{SS}	V _{SSQ}
F	V _{REFDQ}	\bigcirc	NF, DQ4					NF, DQ5	V _{DDQ}
G	NC ODT	V _{SS}	RAS# CAS#				CK CK	V _{SS}	NC
Н	ODT ODT NC	V _{DD} CS#	WE#				CK# A10/AP	V _{DD}	CKE
J							NC NC		
K	V _{SS}	BA0	BA2				A12/BC#	V _{REFCA}	V _{SS}
L	V _{DD}	A3	A0					BA1	V _{DD}
М	V _{SS}	A5	A2				A1	A4	V _{SS}
N	V _{DD}	A7 RESET#	A9 A13				A11 NC	A6 A8	V _{DD}
	V _{SS}	VESE1#	AIS				NC	Ao	V _{SS}

Notes: 1. Ball descriptions listed in Table 3 (page 18) are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.

A comma separates the configuration; a slash defines a selectable function.
 Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).



Figure 7: 96-Ball FBGA - x16 (Top View)

	1	2	3	4	5	6	7	8	9
Α	V _{DDQ}	DQ13	DQ15				DQ12	$\bigvee_{V_{DDQ}}$	$\bigcup_{V_{SS}}$
В	V _{SSQ}	$\bigvee_{V_{DD}}$	$\bigcup_{V_{SS}}$				UDQS#		V _{SSQ}
C	V _{DDQ}	DQ11	DQ9				UDQS	DQ10	$\bigvee_{V_{DDQ}}$
D	V _{SSQ} V _{DDQ} V _{SSQ} V _{SSSQ}	$\bigcup_{V_{DDQ}}$	DQ15 Vss DQ9 UDM DQ0				UDQS# UDQS UDQS DQ8 LDM DQ1	DQ14 DQ10 V _{5SQ} V _{5SQ} DQ3 V _{5S}	○ V _{DD}
E	V _{SS}	$\bigvee_{V_{SSQ}}$	DQ0				LDM	$\bigvee_{V_{SSQ}}$	○ V _{DDQ}
F	V _{DDQ}	DQ2	LDQS				DQ1	DQ3	O V _{SSQ}
G	V _{SSQ}	DQ6	LDQS#				V _{DD}	$\bigvee_{V_{SS}}$	V _{SSQ}
Н	V _{REFDQ}	$\bigvee_{V_{DDQ}}$	DQ4				DQ7	DQ5	Ų _{DDQ}
J	NC NC	$\bigvee_{V_{SS}}$	RAS#				CK	$\bigcup_{V_{SS}}$	O NC
K	ODT	$\bigcup_{V_{DD}}$	CAS#				CK#	$\bigcup_{V_{DD}}$	CKE
L	NC	CS#	WE#				A10/AP	ZQ	O NC
М	V _{SS}	BA0	O BA2				O _{NC}	Varrea	$\bigcup_{V_{SS}}$
N	V _{DD}	A3	A0				A12/BC#	O BA1	$\bigcup_{V_{DD}}$
Р	V _{SS}	A3 A5 A7	A2				A1	A4	$\bigcup_{V_{SS}}$
R	V _{DD}	A7	BA2 A0 A2 A2 A9				Δ11	BA1 A4 A6	$\bigcup_{V_{DD}}$
Т	V _{SS} V _{DD} V _{SS}	RESET#	NC				O NC	A8	$\bigcirc_{VSS} V_{SSQ} \bigcirc_{VDDQ} D_{D} D_{Q} \bigcirc_{VSSQ} D_{D} D_{Q} \circ_{VSSQ} D_{D} D_{Q} \circ_{VSSQ} \circ_{VSSQ} \circ_{VSSQ} D_{D} D_{Q} \circ_{VSSQ} \circ_{VSSQ} \circ_{VSSQ} \circ_{VSSQ} D_{D} \circ_{VSSQ} \circ_{$

- Notes: 1. Ball descriptions listed in Table 4 (page 20) are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.
 - 2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 4).



Table 3: 78-Ball FBGA - x4, x8 Ball Descriptions

Symbol	Туре	Description
A13, A12/BC#, A10/AP, A [9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V _{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 69 (page 113).
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V _{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V _{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V _{REFCA} .
DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V _{REFDQ} . DM has an optional use as TDQS on the x8.
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V _{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V _{REFCA} .
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V_{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and desertion are asynchronous.
DQ[0:3]	1/0	Data input/output: Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to V _{REFDQ} .



Table 3: 78-Ball FBGA - x4, x8 Ball Descriptions (Continued)

Symbol	Туре	Description
DQ[0:7]	I/O	Data input/output: Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to V _{REFDQ} .
DQS, DQS#	I/O	Data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	Output	Termination data strobe: Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
V _{DD}	Supply	Power supply: 1.5V ±0.075V.
$V_{\rm DDQ}$	Supply	DQ power supply: $1.5V \pm 0.075V$. Isolated on the device for improved noise immunity.
V _{REFCA}	Supply	Reference voltage for control, command, and address: V _{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V _{REFDQ}	Supply	Reference voltage for data: V _{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V _{SS}	Supply	Ground.
V _{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 Ω resistor (RZQ), which is tied to V _{SSQ} .
NC	-	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	-	No function: When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].



Table 4: 96-Ball FBGA - x16 Ball Descriptions

Symbol	Туре	Description
A12/BC#, A10/AP, A [9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V _{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 69 (page 113).
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V_{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle),or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V _{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V _{REFCA} .
LDM	Input	Input data mask: LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to V _{REFDQ} .
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V _{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V_{REFCA} .
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V_{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and desertion are asynchronous.




Table 4: 96-Ball FBGA - x16 Ball Descriptions (Continued)


Symbol	Туре	Description
UDM	Input	Input data mask: UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to V_{REFDQ} .
DQ[0:7]	I/O	Data input/output: Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to V_{REFDQ} .
DQ[8:15]	I/O	Data input/output: Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to V_{REFDQ} .
LDQS, LDQS#	I/O	Lower byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	Upper byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
V _{DD}	Supply	Power supply: 1.5V ±0.075V.
V _{DDQ}	Supply	DQ power supply: 1.5V ± 0.075 V. Isolated on the device for improved noise immunity.
V _{REFCA}	Supply	Reference voltage for control, command, and address: V _{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V _{REFDQ}	Supply	Reference voltage for data: V _{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V _{SS}	Supply	Ground.
V _{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 Ω resistor (RZQ), which is tied to V _{SSQ} .
NC	-	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).



Package Dimensions

Figure 8: 78-Ball FBGA - x4, x8 (JP)







Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).



Figure 9: 78-Ball FBGA - x4, x8 (DA)







Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).



Figure 10: 96-Ball FBGA - x16 (JT)







Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).



Figure 11: 96-Ball FBGA - x16 (TW)





Notes: 1. All dimensions are in millimeters.

2. Material composition: Pb-free SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).



Electrical Specifications

Absolute Ratings

Stresses greater than those listed in Table 5 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 5: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
V_{DD}	V _{DD} supply voltage relative to V _{SS}	-0.4	1.975	V	1
V_{DDQ}	V _{DD} supply voltage relative to V _{SSQ}	-0.4	1.975	V	
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4	1.975	V	
T _C	Operating case temperature - Commercial	0	95	°C	2, 3
	Operating case temperature - Industrial	-40	95	°C	2, 3
	Operating case temperature - Automotive	-40	105	°C	2, 3
T _{STG}	Storage temperature	-55	150	°C	

Notes

- 1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times, and V_{REF} must not be greater than $0.6 \times V_{DDQ}$. When V_{DD} and V_{DDQ} are <500mV, V_{REF} can be ≤300mV.
- 2. MAX operating case temperature. T_{C} is measured in the center of the package.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.



Input/Output Capacitance

Table 6: DDR3 Input/Output Capacitance

Note 1 applies to the entire table

Capacitance			00	10	66	13	33	16	00	18	66	21	33		
Parameters	Symbol	Min	Max	Unit	Notes										
CK and CK#	C _{CK}	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	0.8	1.3	pF	
ΔC: CK to CK#	C _{DCK}	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	
Single-end I/O: DQ, DM	C _{IO}	1.5	3.0	1.5	2.7	1.5	2.5	1.5	2.3	1.5	2.2	1.5	2.1	pF	2
Differential I/O: DQS, DQS#, TDQS, TDQS#	C _{IO}	1.5	3.0	1.5	2.7	1.5	2.5	1.5	2.3	1.5	2.2	1.5	2.1	pF	3
ΔC: DQS to DQS#, TDQS, TDQS#	C _{DDQS}	0	0.2	0	0.2	0	0.15	0	0.15	0	0.15	0	0.15	pF	3
ΔC: DQ to DQS	C _{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	4
Inputs (CTRL, CMD, ADDR)	C _I	0.75	1.4	0.75	1.35	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	5
ΔC: CTRL to CK	C _{DI_CTRL}	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	6
ΔC: CMD_ADDR to CK	C _{DI_CMD_} ADDR	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	7
ZQ pin capaci- tance	C _{ZQ}	-	3.0	_	3.0	_	3.0	_	3.0	-	3.0	_	3.0	pF	
Reset pin capaci- tance	C _{RE}	-	3.0	-	3.0	-	3.0	-	3.0	-	3.0	-	3.0	pF	

- Notes: 1. $V_{DD} = 1.5V \pm 0.075 \text{mV}$, $V_{DDQ} = V_{DD}$, $V_{REF} = V_{SS}$, f = 100 MHz, $T_C = 25^{\circ}\text{C}$. $V_{OUT(DC)} = 0.5 \times 10^{-5} \text{ MHz}$ V_{DDQ} , $V_{OUT} = 0.1V$ (peak-to-peak).
 - 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
 - 3. Includes TDQS, TDQS#. CDDOS is for DQS vs. DQS# and TDQS vs. TDQS# separately.
 - 4. $C_{DIO} = C_{IO(DQ)} 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)}).$
 - 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA[2:0].
 - 6. $C_{DI_CTRL} = C_{I(CTRL)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$
 - 7. $C_{DI CMD ADDR} = C_{I(CMD ADDR)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)})$.



Thermal Characteristics


Table 7: Thermal Characteristics

Parameter/Condi	tion	Value	Units	Symbol	Notes
Operating case ten	nperature -	0 to +85	°C	T _C	1, 2, 3
Commercial		0 to +95	°C	T _C	1, 2, 3, 4
Operating case ten	nperature -	-40 to +85	°C	T _C	1, 2, 3
Industrial		-40 to +95	°C	T _C	1, 2, 3, 4
Operating case ten	nperature -	-40 to +85	°C	T _C	1, 2, 3
Automotive		-40 to +105	°C	T _C	1, 2, 3, 4
Junction-to-case	78-ball "JP"	6.4	°C/W	ΘЈС	5
(TOP) - G Rev.	96-ball "JT"	5.7	C/VV	0,0	,
Junction-to-case	78-ball "DA"	10.1	°C/W	ΘΙΟ	5
(TOP) - J Rev.	96-ball "TW"	9.4		0,0	3

- Notes: 1. MAX operating case temperature. T_C is measured in the center of the package.
 - 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T_C during operation.
 - 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.
 - 4. If T_C exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9μs interval refresh rate. The use of SRT or ASR must be enabled.
 - 5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.



Figure 12: Thermal Measurement Point



1Gb: x4, x8, x16 DDR3 SDRAM Electrical Specifications – I $_{ m DD}$ Specifications and Conditions

Electrical Specifications – I DD Specifications and Conditions

Within the following I_{DD} measurement tables, the following definitions and conditions are used, unless stated otherwise:

- LOW: $V_{IN} \le V_{IL(AC)max}$; HIGH: $V_{IN} \ge V_{IH(AC)min}$.
- Midlevel: Inputs are $V_{REF} = V_{DD}/2$.
- R_{ON} set to RZQ/7 (34Ω).
- $R_{TT,nom}$ set to RZQ/6 (40 Ω).
- $R_{TT(WR)}$ set to RZQ/2 (120 Ω).
- Q_{OFF} is enabled in MR1.
- ODT is enabled in MR1 (R_{TT.nom}) and MR2 (R_{TT(WR)}).
- TDQS is disabled in MR1.
- External DQ/DQS/DM load resistor is 25Ω to $V_{DDO}/2$.
- · Burst lengths are BL8 fixed.
- AL equals 0 (except in I_{DD7}).
- $\bullet~$ I_{DD} specifications are tested after the device is properly initialized.
- Input slew rate is specified by AC parametric test conditions.
- ASR is disabled.
- Read burst type uses nibble sequential (MR0[3] = 0).
- Loop patterns must be executed at least once before current measurements begin.

Table 8: Timing Parameters Used for I_{DD} Measurements – Clock Units

			R3 00		R3 166		OR3 333		R3 600	DDR3 -1866	DDR3 -2133	
I _{DD}		-25E	-25	-187E	-187	-15E	-15	-125E	-125	-107	-093	
Parameter		5-5-5	6-6-6	7-7-7	8-8-8	9-9-9	10-10-10	10-10-10 11-11-11		13-13-13	14-14-14	Unit
tCK (MI	N) I _{DD}	2	.5	1.8	375	1	.5	1.	25	1.07	0.938	ns
CL I _{DD}		5	6	7	8	9	10	10	11	13	14	CK
tRCD (N	/IIN) I _{DD}	5	6	7	8	9	10	10	11	13	14	CK
tRC (MI	N) I _{DD}	20	21	27	28	33	34	38	39	45	50	CK
tRAS (N	1IN) I _{DD}	15	15	20	20	24	24	28	28	32 36		CK
^t RP (MI	N)	5	6	7	8	9	10	10	11	13	14	CK
^t FAW	x4, x8	16	16	20	20	20	20	24	24	26	27	CK
	x16	20	20	27	27	30	30	32	32	33	38	CK
tRRD	x4, x8	4	4	4	4	4	4	5	5	5	6	CK
I _{DD}	x16	4	4	6	6	5	5	6	6	6	7	CK
tRFC	1Gb	44	44	59	59	74	74	88	88	103	118	CK
2Gb		64	64	86	86	107	107	128	128	150	172	CK
	4Gb	104	104	139	139	174	174	208	208	243	279	CK
	8Gb	140	140	187	187	234	234	280	280	328	375	CK

Table 9: IDDO Measurement Loop

CK, CK#	CKE	Sub- Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	0	0	-
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Rep	eat cy	cles 1	throu	gh 4 ւ	until <i>n</i>	RAS -	1; tru	ncate	if nee	ded	
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
		_			Rep	eat cy	cles 1	thro	ıgh 4	until <i>i</i>	nRC -	1; trur	ncate	if nee	ded	
			nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
	_		<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
ng	E E		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
Toggling	i E H		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
P	Static HIGH		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	-
	•			Repeat cy	cles <i>r</i>	RC +	1 thro	ugh <i>n</i>	RC + 4	4 unti	nRC ·	1 + n	RAS -	1; trur	ncate	if needed
			nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repe	at cyc	les <i>n</i> R	C + 1	throu	gh <i>n</i> R	C + 4 ı	until 2	× RC	- 1; tr	uncat	e if ne	eded
		1	2 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	(2:0]	= 1			
		2	4 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 2			
		3	6 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 3			
		4	8 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 4			
		5	10 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 5			
		6	12 × <i>n</i> RC				Re	peat s	ub-lo	op 0, ι	use BA	[2:0]	= 6			
7 $14 \times nRC$ Repeat sub-loop 0, use BA[2:0] = 7																

- Notes: 1. DQ, DQS, DQS# are midlevel.
 - 2. DM is LOW.
 - 3. Only selected bank (single) active.

Table 10: I_{DD1} Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SD	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>n</i>	RCD -	1; tru	incate	if nee	eded	
			<i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
					Rep	eat cy	cles 1	throu	gh 4 ι	until <i>r</i>	RAS -	1; tru	ncate	if nee	eded	
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
		0			Rep	eat cy	cles 1	thro	ugh 4	until	nRC -	1; trur	ncate	if nee	ded	
		Static HIGH	nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
	_		<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
ng	<u> </u>		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
Toggling	i: H			<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0
1	Stat		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	_
				Repeat	cycles	nRC +	1 thr	ough	nRC +	4 unt	til <i>n</i> RC	+ <i>n</i> R	CD - 1	; trun	cate if	needed
			nRC + nRCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
				Repeat	cycles	nRC +	1 thr	ough	nRC +	4 un	til <i>n</i> R0	+ <i>n</i> R	AS - 1	; trun	cate if	needed
			nRC + nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repe	at cycl	e <i>n</i> RC	+ 1 th	nroug	h <i>n</i> RC	+ 4 u	ntil 2	× nRC	- 1; tı	runcat	e if ne	eeded
		1	2 × <i>n</i> RC				Re	peat s	ub-lo	op 0,	use BA	\[2:0]	= 1			
		2	4 × <i>n</i> RC				Re	peat s	ub-lo	op 0,	use BA	\[2:0]	= 2			
		3	6 × <i>n</i> RC				Re	peat s	ub-lo	op 0,	use BA	\[2:0]	= 3			
		4	8 × <i>n</i> RC				Re	peat s	ub-lo	op 0,	use BA	\[2:0]	= 4			
		5	10 × <i>n</i> RC				Re	peat s	ub-lo	op 0,	use BA	\[2:0]	= 5			
		6	12 × <i>n</i> RC				Re	peat s	ub-lo	op 0,	use BA	\[2:0]	= 6			
7 14 × nRC Repeat sub-loop 0, use BA[2:0] = 7																

- Notes: 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.

 - 3. Burst sequence is driven on each DQ signal by the RD command.
 - 4. Only selected bank (single) active.

Table 11: IDD Measurement Conditions for Power-Down Currents

Name	I _{DD2P0} Precharge Power-Down Current (Slow Exit) ¹	I _{DD2P1} Precharge Power-Down Current (Fast Exit) ¹	I _{DD2Q} Precharge Quiet Standby Current	I _{DD3P} Active Power-Down Current
Timing pattern	N/A	N/A	N/A	N/A
CKE	LOW	LOW	HIGH	LOW
External clock	Toggling	Toggling	Toggling	Toggling
^t CK	^t CK (MIN) I _{DD}	^t CK (MIN) I _{DD}	^t CK (MIN) I _{DD}	^t CK (MIN) I _{DD}
^t RC	N/A	N/A	N/A	N/A
^t RAS	N/A	N/A	N/A	N/A
^t RCD	N/A	N/A	N/A	N/A
^t RRD	N/A	N/A	N/A	N/A
^t RC	N/A	N/A	N/A	N/A
CL	N/A	N/A	N/A	N/A
AL	N/A	N/A	N/A	N/A
CS#	HIGH	HIGH	HIGH	HIGH
Command inputs	LOW	LOW	LOW	LOW
Row/column addr	LOW	LOW	LOW	LOW
Bank addresses	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Midlevel	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT ²	Enabled, off	Enabled, off	Enabled, off	Enabled, off
Burst length	8	8	8	8
Active banks	None	None	None	All
Idle banks	All	All	All	None
Special notes	N/A	N/A	N/A	N/A

- Notes: 1. MR0[12] defines DLL on/off behavior during precharge power-down only; DLL on (fast exit, MR0[12] = 1) and DLL off (slow exit, MR0[12] = 0).
 - 2. "Enabled, off" means the MR bits are enabled, but the signal is LOW.

Table 12: I_{DD2N} and I_{DD3N} Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	_
		U	2	D#	1	1	1	1	0	0	0	0	0	F	0	_
			3	D#	1	1	1	1	0	0	0	0	0	F	0	_
ng	HIGH	1	4–7		Repeat sub-loop 0, use BA[2:0] = 1											
Toggling	H ::	2	8–11		Repeat sub-loop 0, use BA[2:0] = 2											
ļ Č	Static	3	12–15				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 3			
	05	4	16–19		Repeat sub-loop 0, use BA[2:0] = 4											
		5	20–23				Re	peat s	ub-lo	οp 0, ι	use BA	A[2:0]	= 5			
		6	24–27				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 6			
		7	28–31				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

Notes: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

3. All banks closed during I_{DD2N} ; all banks open during I_{DD3N} .

Table 13: IDD2NT Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D#	1	1	1	1	0	0	0	0	0	F	0	_
			3	D#	1	1	1	1	0	0	0	0	0	F	0	_
ng	HBH	1	4–7	Repeat sub-loop 0, use BA[2:0] = 1; ODT = 0												
Toggling	는 도	2	8–11	Repeat sub-loop 0, use BA[2:0] = 2; ODT = 1												
6	Static	3	12–15			Re	epeat	sub-lo	ор 0,	use B	A[2:0]	= 3; (DDT =	1		
	0,	4	16–19		Repeat sub-loop 0, use BA[2:0] = 4; ODT = 0											
		5	20–23			Re	epeat	sub-lo	ор 0,	use B	A[2:0]	= 5; (DDT =	0		
		6	24–27			Re	epeat	sub-lo	ор 0,	use B	A[2:0]	= 6; (DDT =	1		
		7	28–31			Re	epeat	sub-lo	ор 0,	use B	A[2:0]	= 7; (DDT =	1		

Notes: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

3. All banks closed.

Table 14: I_{DD4R} Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
			0	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D#	1	1	1	1	0	0	0	0	0	0	0	_
		0	3	D#	1	1	1	1	0	0	0	0	0	0	0	_
		0	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	0	0	0	F	0	_
ng	HIGH		6	D#	1	1	1	1	0	0	0	0	0	F	0	_
Toggling	E H		7	D#	1	1	1	1	0	0	0	0	0	F	0	_
P	Static	1	8–15	Repeat sub-loop 0, use BA[2:0] = 1												
	"	2	16–23				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 2			
		3	24–31				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 3			
		4	32–39				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 4			
		5	40–47				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 5			
		6	48–55				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 6			
		7	56–63				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.
 - 2. DM is LOW.
 - 3. Burst sequence is driven on each DQ signal by the RD command.
 - 4. All banks open.

Table 15: I_{DD4W} Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ⁴
			0	WR	0	1	0	0	1	0	0	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	0	0	0	0	0	-
			2	D#	1	1	1	1	1	0	0	0	0	0	0	_
		0	3	D#	1	1	1	1	1	0	0	0	0	0	0	_
		0	4	WR	0	1	0	0	1	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	0	0	0	F	0	_
ng	HIGH		6	D#	1	1	1	1	1	0	0	0	0	F	0	_
Toggling	H :		7	D#	1	1	1	1	1	0	0	0	0	F	0	_
ļ Č	Static	1	8–15	Repeat sub-loop 0, use BA[2:0] = 1												
	0,	2	16–23				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 2			
		3	24–31				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 3			
		4	32–39				Re	peat s	ub-lo	op 0, ı	use BA	\[2:0]	= 4			
		5	40–47				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 5			
		6	48–55				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 6			
		7	56–63				Re	peat s	ub-lo	op 0, ı	use BA	A[2:0]	= 7			

- Notes: 1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.
 - 2. DM is LOW.
 - 3. Burst sequence is driven on each DQ signal by the WR command.
 - 4. All banks open.

Table 16: IDD5B Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SO	RAS#	CAS#	WE#	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
		1a	2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	F	0	_
			4	D#	1	1	1	1	0	0	0	0	0	F	0	_
ng	HIGH	1b	5–8	Repeat sub-loop 1a, use BA[2:0] = 1												
Toggling	i. H	1c	9–12		Repeat sub-loop 1a, use BA[2:0] = 2											
P	Static	1d	13–16				Rep	eat su	ıb-loc	р 1а,	use B	4[2:0]	= 3			
	"	1e	17–20				Rep	eat su	ıb-loc	р 1а,	use B	4[2:0]	= 4			
		1f	21–24	Repeat sub-loop 1a, use BA[2:0] = 5												
		1g	25–28				Rep	eat su	ıb-loc	р 1а,	use B	٩[2:0]	= 6			
1h 29–32 Repeat sub-loop 1a, use BA[2:0] = 7																
		2	33– <i>n</i> RFC - 1	F	Repeat sub-loop 1a through 1h until nRFC - 1; truncate if needed											

Notes: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

1Gb: x4, x8, x16 DDR3 SDRAM Electrical Specifications – I $_{ m DD}$ Specifications and Conditions

Table 17: I_{DD} Measurement Conditions for I_{DD6} , I_{DD6ET} , and I_{DD8}

I _{DD} Test	I _{DD6} : Self Refresh Current Normal Temperature Range T _C = 0°C to +85°C	I _{DD6ET} : Self Refresh Current Extended Temperature Range T _C = 0°C to +95°C	I _{DD8} : Reset ²
CKE	LOW	LOW	Midlevel
External clock	Off, CK and CK# = LOW	Off, CK and CK# = LOW	Midlevel
	·	·	
^t CK	N/A	N/A	N/A
^t RC	N/A	N/A	N/A
^t RAS	N/A	N/A	N/A
^t RCD	N/A	N/A	N/A
^t RRD	N/A	N/A	N/A
^t RC	N/A	N/A	N/A
CL	N/A	N/A	N/A
AL	N/A	N/A	N/A
CS#	Midlevel	Midlevel	Midlevel
Command inputs	Midlevel	Midlevel	Midlevel
Row/column addresses	Midlevel	Midlevel	Midlevel
Bank addresses	Midlevel	Midlevel	Midlevel
Data I/O	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Midlevel
ODT ¹	Enabled, midlevel	Enabled, midlevel	Midlevel
Burst length	N/A	N/A	N/A
Active banks	N/A	N/A	None
Idle banks	N/A	N/A	All
SRT	Disabled (normal)	Enabled (extended)	N/A
ASR	Disabled	Disabled	N/A

- Notes: 1. "Enabled, midlevel" means the MR command is enabled, but the signal is midlevel.
 - 2. During a cold boot RESET (initialization), current reading is valid after power is stable and RESET has been LOW for 1ms; During a warm boot RESET (while operating), current reading is valid after RESET has been LOW for 200ns + ^tRFC.

Table 18: I_{DD7} Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle	Command	#SO	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ³
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
		0	1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000
		U	2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3					Re	peat	cycle 2	2 unti	l <i>n</i> RRI	D - 1			
			<i>n</i> RRD	ACT	0	0	1	1	0	1	0	0	0	F	0	_
		1	<i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0	00110011
		'	<i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	F	0	_
			<i>n</i> RRD + 3				Re	peat c	ycle <i>r</i>	RRD	+ 2 ur	ntil 2 >	∢ nRR	D - 1		
		2	2 × nRRD					Repe	at sub	-loop	0, us	e BA[2	2:0] =	2		
		3	3 × <i>n</i> RRD					Repe	at sub	-loop	1, us	e BA[2	2:0] =	3		
		4	4 × <i>n</i> RRD	D	1	0	0	0	0	3	0	0	0	F	0	_
		4	4 × <i>n</i> RRD + 1			R	epeat	cycle	$4 \times r$	RRD	until <i>r</i>	rFAW	- 1, if	need	led	
		5	Repeat sub-loop 0, use BA[2:0] = 4													
	_ [6	nFAW + nRRD					Repe	at sub	-loop	1, us	e BA[2	2:0] =	5		
ng	E E	7	$nFAW + 2 \times nRRD$					Repe	at sub	-loop	0, us	e BA[2	2:0] =	6		
Toggling	Static HIGH	8	$nFAW + 3 \times nRRD$					Repe	at sub	-loop	1, us	e BA[2	2:0] =	7		
P	Stat	9	$nFAW + 4 \times nRRD$	D	1	0	0	0	0	7	0	0	0	F	0	_
			<i>n</i> FAW + 4 × <i>n</i> RRD + 1		Re	epeat	cycle	nFAV	V + 4	× nRR	D unt	il 2 ×	nFAW	/ - 1, i	f need	ded
			2 × nFAW	ACT	0	0	1	1	0	0	0	0	0	F	0	_
		10	2 × <i>n</i> FAW + 1	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011
		10	2 × nFAW + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
			2 × nFAW + 3			Rep	eat cy	/cle 2	× nFA	W + 2	2 unti	1 2 × <i>r</i>	FAW	+ <i>n</i> RF	RD - 1	
			2 × nFAW + nRRD	ACT	0	0	1	1	0	1	0	0	0	0	0	_
		11	2 × <i>n</i> FAW + <i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	0	00000000
			2 × nFAW + nRRD + 2	D	1	0	0	0	0	1	0	0	0	0	0	_
			2 × <i>n</i> FAW + <i>n</i> RRD + 3		Rep	eat cy	cle 2	× nFA	W + r	RRD	+ 2 ur	ntil 2 >	k nFA	W + 2	× nRI	RD - 1
		12	$2 \times nFAW + 2 \times nRRD$				ı	Repea	it sub	-loop	10, us	e BA[2:0] =	: 2		
		13	$2 \times nFAW + 3 \times nRRD$				Ī	Repea	t sub	loop	11, us	e BA[2:0] =	3		
		14	$2 \times nFAW + 4 \times nRRD$	D	1	0	0	0	0	3	0	0	0	0	0	_
		· · · ·	$2 \times nFAW + 4 \times nRRD + 1$		Rep	eat c	/cle 2	× nFA	+ W	4 × <i>n</i> F	RD u	ntil 3	× nFA	W - 1	, if ne	eded
		15	3 × nFAW	Repeat sub-loop 10, use BA[2:0] = 4												

Table 18: IDD7 Measurement Loop (Continued)

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	#SD	RAS#	CAS#	WE#	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
		16	$3 \times nFAW + nRRD$	Repeat sub-loop 11, use BA[2:0] = 5												
ng	l GH	17	$3 \times nFAW + 2 \times nRRD$				ı	Repea	t sub	-loop	10, us	e BA[2:0] =	6		
Toggling] E	18	$3 \times nFAW + 3 \times nRRD$				I	Repea	t sub	-loop	11, us	e BA[2:0] =	: 7		
ļ	Static		$3 \times nFAW + 4 \times nRRD$	D	1	0	0	0	0	7	0	0	0	0	0	_
	0,		$3 \times nFAW + 4 \times nRRD + 1$	1 Repeat cycle $3 \times nFAW + 4 \times nRRD$ until $4 \times nFAW - 1$, if neo							eded					

- Notes: 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.
 - 2. DM is LOW.
 - 3. Burst sequence is driven on each DQ signal by the RD command.
 - 4. AL = CL-1.



Electrical Characteristics – IDD Specifications

Table 19: I_{DD} Maximum Limits - Rev. G

Speed	l Bin		DDR3	DDR3	DDR3	DDR3		
Parameter	Symbol	Width	-1066	-1333	-1600	-1866	Units	Notes
Operating current 0: One	I _{DD0}	x4, x8	60	65	70	70	mA	1, 2
bank ACTIVATE-to-PRE- CHARGE		x16	75	80	85	90	mA	1, 2
Operating current 1: One	I _{DD1}	x4, x8	80	85	90	90	mA	1, 2
bank ACTIVATE-to-READ- to-PRECHARGE		x16	100	110	115	120	mA	1, 2
Precharge power-down current;Slow exit	I _{DD2P0} (slow)	All	12	12	12	12	mA	1, 2
Precharge power-down current;Fast exit	I _{DD2P1} (fast)	All	25	30	30	35	mA	1, 2
Precharge quiet standby current	I _{DD2Q}	All	35	35	40	45	mA	1, 2
Precharge standby current	I _{DD2N}	All	35	40	45	50	mA	1, 2
Precharge standby ODT	I _{DD2NT}	x4, x8	45	50	55	60	mA	1, 2
current		x16	55	60	65	75	mA	1, 2
Active power-down cur- reent	I _{DD3P}	All	30	30	35	35	mA	1, 2
Active standby current	I _{DD3N}	x4, x8	40	40	45	50	mA	1, 2
		x16	45	45	50	55	mA	1, 2
Burst read operating cur-	I _{DD4R}	x4, x8	105	125	140	155	mA	1, 2
rent		x16	140	165	190	215	mA	1, 2
Burst write operating cur-	I _{DD4W}	x4, x8	110	125	145	160	mA	1, 2
rent		x16	155	180	205	230	mA	1, 2
Burst refresh current	I _{DD5B}	All	160	165	170	175	mA	1, 2
Room temperature self re- fresh	I _{DD6}	All	8	8	8	8	mA	1, 2, 3
Extended temperature self refresh	I _{DD6ET}	All	10	10	10	10	mA	1, 4
All banks interleaved read	I _{DD7}	x4, x8	195	235	245	260	mA	1, 2
current		x16	235	265	300	330	mA	1, 2
Reset current	I _{DD8}	All	I _{DD2P0} + 2mA	I _{DD2P0} + 2mA	I _{DD2P0} + 2mA	I _{DD2P0} + 2mA	mA	1, 2

- Notes: 1. $T_C = 85$ °C; SRT and ASR are disabled.
 - 2. Enabling ASR could increase $I_{DD}x$ by up to an additional 2mA.
 - 3. Restricted to T_C (MAX) = 85°C.
 - 4. $T_C = 85$ °C; ASR and ODT are disabled; SRT is enabled.
 - 5. The I_{DD} values must be derated (increased) on IT-option and AT-option devices when operated outside of the range $0^{\circ}C \le T_C \le +85^{\circ}C$:

1Gb: x4, x8, x16 DDR3 SDRAM **Electrical Characteristics – IDD Specifications**

5a. When $T_C < 0$ °C: I_{DD2P0} , I_{DD2P1} and I_{DD3P} must be derated by 4%; I_{DD4R} and I_{DD4W} must be derated by 2%; and I_{DD6} and I_{DD7} must be derated by 7%.

5b. When $T_C > 85^{\circ}C$: I_{DD0} , I_{DD1} , I_{DD2N} , I_{DD2NT} , I_{DD2Q} , I_{DD3N} , I_{DD3P} , I_{DD4R} , I_{DD4W} , and I_{DD5B} must be derated by 2%; I_{DD2Px} must be derated by 30%.

Table 20: I_{DD} Maximum Limits – Rev. J

Spee	d Bin		DDR3	DDR3	DDR3	DDR3	DDR3		
Parameter	Symbol	Width	-1066	-1333	-1600	-1866	-2133	Units	Notes
Operating current 0:	I _{DD0}	x4, x8	39	41	42	43	46	mA	1, 2
One bank ACTIVATE-to- PRECHARGE		x16	46	48	49	51	55	mA	1, 2
Operating current 1:	I _{DD1}	x4, x8	50	54	56	58	60	mA	1, 2
One bank ACTIVATE-to- READ-to-PRECHARGE		x16	62	67	69	72	75	mA	1, 2
Precharge power-down current: Slow exit	I _{DD2P0} (slow)	All	12	12	12	12	12	mA	1, 2
Precharge power-down current: Fast exit	I _{DD2P1} (fast)	All	15	15	15	15	15	mA	1, 2
Precharge quiet stand- by	I _{DD2Q}	All	22	22	22	22	22	mA	1, 2
Precharge standby current	I _{DD2N}	All	23	23	23	23	23	mA	1, 2
Precharge standby ODT	I _{DD2NT}	x4, x8	29	32	34	36	40	mA	1, 2
current		x16	33	36	37	39	43	mA	1, 2
Active power-down current	I _{DD3P}	All	17	17	17	17	17	mA	1, 2
Active standby current	I _{DD3N}	x4, x8	31	33	35	37	40	mA	1, 2
		x16	33	36	37	39	43	mA	1, 2
Burst read operating	I _{DD4R}	x4, X8	74	88	100	110	125	mA	1, 2
current		x16	95	115	135	155	180	mA	1, 2
Burst write operating	I _{DD4W}	x4, X8	79	91	103	114	126	mA	1, 2
current		x16	107	127	146	164	184	mA	1, 2
Burst refresh current	I _{DD5B}	All	155	160	160	165	170	mA	1, 2
Room temperature self refresh	I _{DD6}	All	12	12	12	12	12	mA	1, 2, 3
Extended temperature self refresh	I _{DD6ET}	All	15	15	15	15	15	mA	1, 4
All banks interleaved read current	I _{DD7}	x4, X8	128	157	163	171	190	mA	1, 2
		x16	159	179	202	226	248	mA	1, 2
Reset current	I _{DD8}	All	I _{DD2P0} + 2mA	mA	1, 2				

- Notes: 1. $T_C = 85$ °C; SRT and ASR are disabled.
 - 2. Enabling ASR could increase $I_{DD}x$ by up to an additional 2mA.



1Gb: x4, x8, x16 DDR3 SDRAM Electrical Characteristics – I_{DD} Specifications

- 3. Restricted to T_C (MAX) = 85°C.
- 4. $T_C = 85$ °C; ASR and ODT are disabled; SRT is enabled.
- 5. The I_{DD} values must be derated (increased) on IT-option and AT-option devices when operated outside of the range $0^{\circ}C \le T_C \le +85^{\circ}C$:
 - 5a. When $T_C < 0^{\circ}C$: I_{DD2P0} , I_{DD2P1} and I_{DD3P} must be derated by 4%; I_{DD4R} and I_{DD4W} must be derated by 2%; and I_{DD6} and I_{DD7} must be derated by 7%.
 - 5b. When $T_C > 85^{\circ}\text{C}$: I_{DD0} , I_{DD1} , I_{DD2N} , I_{DD2NT} , I_{DD2Q} , I_{DD3N} , I_{DD3P} , I_{DD4R} , I_{DD4W} , and I_{DD5B} must be derated by 2%; I_{DD2Px} must be derated by 30%.



Electrical Specifications – DC and AC

DC Operating Conditions

Table 21: DC Electrical Characteristics and Operating Conditions

All voltages are referenced to V_{ss}

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
Supply voltage	V _{DD}	1.425	1.5	1.575	V	1, 2
I/O supply voltage	V_{DDQ}	1.425	1.5	1.575	V	1, 2
Input leakage current Any input $0V \le V_{IN} \le V_{DD}$, V_{REF} pin $0V \le V_{IN} \le 1.1V$ (All other pins not under test = $0V$)	I	-2	_	2	μΑ	
V_{REF} supply leakage current $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V)	I _{VREF}	-1	-	1	μА	3, 4

- Notes: 1. V_{DD} and V_{DDQ} must track one another. V_{DDQ} must be $\leq V_{DD}$. $V_{SS} = V_{SSQ}$.
 - 2. V_{DD} and V_{DDO} may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications. V_{DD} and V_{DDQ} must be at same level for valid AC timing parameters.
 - 3. V_{REF} (see Table 22).
 - 4. The minimum limit requirement is for testing purposes. The leakage current on the V_{RFF} pin should be minimal.

Input Operating Conditions

Table 22: DC Electrical Characteristics and Input Conditions

All voltages are referenced to V_{ss}

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
V _{IN} low; DC/commands/address busses	V _{IL}	V _{SS}	n/a	See Table 23	V	
V _{IN} high; DC/commands/address busses	V _{IH}	See Table 23	n/a	V _{DD}	V	
Input reference voltage command/address bus	V _{REFCA(DC)}	0.49 × V _{DD}	0.5 × V _{DD}	0.51 × V _{DD}	V	1, 2
I/O reference voltage DQ bus	V _{REFDQ(DC)}	0.49 × V _{DD}	0.5 × V _{DD}	0.51 × V _{DD}	V	2, 3
I/O reference voltage DQ bus in SELF REFRESH	V _{REFDQ(SR)}	V _{SS}	0.5 × V _{DD}	V _{DD}	V	4
Command/address termination voltage (system level, not direct DRAM input)	V _{TT}	_	$0.5 \times V_{DDQ}$	_	V	5

- Notes: 1. $V_{REFCA(DC)}$ is expected to be approximately $0.5 \times V_{DD}$ and to track variations in the DC level. Externally generated peak noise (noncommon mode) on V_{REFCA} may not exceed $\pm 1\% \times V_{DD}$ around the $V_{REFCA(DC)}$ value. Peak-to-peak AC noise on V_{REFCA} should not exceed ±2% of V_{REFCA(DC)}.
 - 2. DC values are determined to be less than 20 MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20 MHz in frequency.
 - 3. $V_{REFDO(DC)}$ is expected to be approximately 0.5 x V_{DD} and to track variations in the DC level. Externally generated peak noise (noncommon mode) on V_{RFFDO} may not exceed $\pm 1\% \times V_{DD}$ around the $V_{REFDO(DC)}$ value. Peak-to-peak AC noise on V_{REFDO} should not exceed ±2% of V_{REFDO(DC)}.



- 4. V_{REFDQ(DC)} may transition to V_{REFDQ(SR)} and back to V_{REFDQ(DC)} when in SELF REFRESH, within restrictions outlined in the SELF REFRESH section.
- 5. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors. Minimum and maximum values are system-dependent.

Table 23: Input Switching Conditions

Parameter/Condition	Symbol	DDR3-800 DDR3-1066	DDR3-1333 DDR3-1600	DDR3-1866 DDR3-2133	Unit
	Command an	d Address			
Input high AC voltage: Logic 1 @ 175mV	V _{IH(AC175)min}	175	175	_	mV
Input high AC voltage: Logic 1 @ 150mV	V _{IH(AC150)min}	150	150	-	mV
Input high AC voltage: Logic 1 @ 135 mV	V _{IH(AC135)min}	_	_	135	mV
Input high AC voltage: Logic 1 @ 125 mV	V _{IH(AC125)min}	_	_	125	mV
Input high DC voltage: Logic 1 @ 100 mV	V _{IH(DC100)min}	100	100	100	mV
Input low DC voltage: Logic 0 @ –100mV	V _{IL(DC100)max}	-100	-100	-100	mV
Input low AC voltage: Logic 0 @ –125mV	V _{IL(AC125)max}	_	_	-125	mV
Input low AC voltage: Logic 0 @ –135mV	V _{IL(AC135)max}	_	_	-135	mV
Input low AC voltage: Logic 0 @ –150mV	V _{IL(AC150)max}	-150	-150	-	mV
Input low AC voltage: Logic 0 @ –175mV	V _{IL(AC175)max}	-175	-175	_	mV
	DQ and	DM			
Input high AC voltage: Logic 1	V _{IH(AC175)min}	175	_	_	mV
Input high AC voltage: Logic 1	V _{IH(AC150)min}	150	150	_	mV
Input high AC voltage: Logic 1	V _{IH(AC135)min}	_	_	135	mV
Input high DC voltage: Logic 1	V _{IH(DC100)min}	100	100	100	mV
Input low DC voltage: Logic 0	V _{IL(DC100)max}	-100	-100	-100	mV
Input low AC voltage: Logic 0	V _{IL(AC135)max}	_	_	-135	mV
Input low AC voltage: Logic 0	V _{IL(AC150)max}	-150	-150	_	mV
Input low AC voltage: Logic 0	V _{IL(AC175)max}	-175	-	-	mV

- Notes: 1. All voltages are referenced to V_{REF} . V_{REF} is V_{REFCA} for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. V_{REF} is V_{REFDQ} for DQ and DM inputs.
 - 2. Input setup timing parameters (tIS and tDS) are referenced at V_{IL(AC)}/V_{IH(AC)}, not V_{REF(DC)}.
 - 3. Input hold timing parameters (tlH and tDH) are referenced at V_{IL(DC)}/V_{IH(DC)}, not V_{REF(DC)}.
 - 4. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).
 - 5. When two $V_{IH(AC)}$ values (and two corresponding $V_{IL(AC)}$ values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one V_{IH(AC)} value may be used for address/command inputs and the other V_{IH(AC)} value may be used for data inputs.

For example, for DDR3-800, two input AC levels are defined: VIH(AC175), min and V_{IH(AC150),min} (corresponding V_{IL(AC175),min} and V_{IL(AC150),min}). For DDR3-800, the address/ command inputs must use either V_{IH(AC175),min} with ^tIS(AC175) of 200ps or V_{IH(AC150),min} with tIS(AC150) of 350ps; independently, the data inputs must use either VIH(AC175), min with ^tDS(AC175) of 75ps or V_{IH(AC150),min} with ^tDS(AC150) of 125ps.




Table 24: Differential Input Operating Conditions (CK, CK# and DQS, DQS#)

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Differential input voltage logic high - slew	$V_{IH,diff}$	200	n/a	mV	4
Differential input voltage logic low - slew	V _{IL,diff}	n/a	-200	mV	4
Differential input voltage logic high	V _{IH,diff(AC)}	2 × (V _{IH(AC)} - V _{REF})	V_{DD}/V_{DDQ}	mV	5
Differential input voltage logic low	V _{IL,diff(AC)}	V _{SS} /V _{SSQ}	$2 \times (V_{IL(AC)}-V_{REF})$	mV	6
Differential input crossing voltage relative to V _{DD} /2 for DQS, DQS#; CK, CK#	V_{IX}	V _{REF(DC)} - 150	V _{REF(DC)} + 150	mV	4, 7
Differential input crossing voltage relative to V _{DD} /2 for CK, CK#	V _{IX} (175)	V _{REF(DC)} - 175	V _{REF(DC)} + 175	mV	4, 7, 8
Single-ended high level for strobes	V _{SEH}	V _{DDQ} /2 + 175	V_{DDQ}	mV	5
Single-ended high level for CK, CK#		V _{DD} /2 + 175	V _{DD}	mV	5
Single-ended low level for strobes	V _{SEL}	V _{SSQ}	V _{DDQ} /2 - 175	mV	6
Single-ended low level for CK, CK#		V _{SS}	V _{DD} /2 - 175	mV	6

- Notes: 1. Clock is referenced to V_{DD} and V_{SS} . Data strobe is referenced to V_{DDQ} and V_{SSQ} .
 - 2. Reference is $V_{REFCA(DC)}$ for clock and $V_{REFDQ(DC)}$ for strobe.
 - 3. Differential input slew rate = 2 V/ns
 - 4. Defines slew rate reference points, relative to input crossing voltages.
 - 5. Minimum DC limit is relative to single-ended signals; overshoot specifications are appli-
 - 6. Maximum DC limit is relative to single-ended signals; undershoot specifications are applicable.
 - 7. The typical value of $V_{IX(AC)}$ is expected to be about $0.5 \times V_{DD}$ of the transmitting device, and $V_{IX(AC)}$ is expected to track variations in V_{DD} . $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.
 - 8. The V_{IX} extended range (±175mV) is allowed only for the clock; this V_{IX} extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing V_{SEL} , V_{SEH} of at least $V_{DD}/2$ ±250mV, and the differential slew rate of CK, CK# is greater than 3 V/ns.
 - 9. V_{IX} must provide 25mV (single-ended) of the voltages separation.



Figure 13: Input Signal



Note: 1. Numbers in diagrams reflect nominal values.



AC Overshoot/Undershoot Specification

Table 25: Control and Address Pins

Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133
Maximum peak amplitude allowed for overshoot area (see Figure 14)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 15)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above V _{DD} (see Figure 14)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns	0.28 Vns	0.25 Vns
Maximum undershoot area below V _{SS} (see Figure 15)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns	0.28 Vns	0.25 Vns

Table 26: Clock, Data, Strobe, and Mask Pins

Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133
Maximum peak amplitude allowed for overshoot area (see Figure 14)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 15)	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above V _{DD} /V _{DDQ} (see Figure 14)	0.25 Vns	0.19 Vns	0.15 Vns	0.13 Vns	0.11 Vns	0.10 Vns
Maximum undershoot area below V _{SS} /V _{SSQ} (see Figure 15)	0.25 Vns	0.19 Vns	0.15 Vns	0.13 Vns	0.11 Vns	0.10 Vns

Figure 14: Overshoot




Figure 15: Undershoot






Figure 16: V_{IX} for Differential Signals




Figure 17: Single-Ended Requirements for Differential Signals






Figure 18: Definition of Differential AC-Swing and ^tDVAC




Table 27: Allowed Time Before Ringback ($^{\rm t}$ DVAC) for CK - CK# and DQS - DQS#

Slew Rate (V/ns)	^t DVAC (ps) at V _{IH,diff(AC)} to V _{IL,diff(AC)}				
Siew Rate (V/IIS)	350mV	300mV			
>4.0	75	175			
4.0	57	170			
3.0	50	167			
2.0	38	163			
1.9	34	162			
1.6	29	161			
1.4	22	159			
1.2	13	155			
1.0	0	150			
<1.0	0	150			

Note: 1. Below V_{IL(AC)}



Slew Rate Definitions for Single-Ended Input Signals

Setup (${}^{t}IS$ and ${}^{t}DS$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V_{REF} and the first crossing of $V_{IH(AC)min}$. Setup (${}^{t}IS$ and ${}^{t}DS$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of V_{REF} and the first crossing of $V_{IL(AC)max}$.


Hold (tIH and tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of V_{REF} . Hold (tIH and tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of V_{REF} (see Figure 19 (page 52)).


Table 28: Single-Ended Input Slew Rate Definition

Input Sle (Linear	ew Rates Signals)	Meas	sured	
Input	Edge	From To		Calculation
Setup	Rising	V_{REF}	$V_{IH(AC)min}$	$\frac{V_{IH(AC),min} - V_{REF}}{\Delta TRS_{se}}$
	Falling	V _{REF}	V _{IL(AC)max}	$\frac{V_{REF} - V_{IL(AC),max}}{\Delta TFS_{se}}$
Hold	Rising	V _{IL(DC)max}	V_{REF}	$\frac{V_{REF} - V_{IL(DC),max}}{\Delta TFH_{se}}$
	Falling	V _{IH(DC)min}	V_{REF}	$\frac{V_{IH(DC),min} \cdot V_{REF}}{\Delta TRSH_{se}}$



Figure 19: Nominal Slew Rate Definition for Single-Ended Input Signals








Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured, as shown in Table 29 and Figure 20. The nominal slew rate for a rising signal is defined as the slew rate between $V_{\rm IL,diff,max}$ and $V_{\rm IH,diff,min}$. The nominal slew rate for a falling signal is defined as the slew rate between $V_{\rm IH,diff,min}$ and $V_{\rm IL,diff,max}$.

Table 29: Differential Input Slew Rate Definition

Differential Input Slew Rates (Linear Signals)		Meas	sured	
Input	Edge	From	То	Calculation
CK and DQS reference	Rising	$V_{IL,diff,max}$	V _{IH,diff,min}	$\frac{V_{IH,diff,min} - V_{IL,diff,max}}{\Delta TR_{diff}}$
	Falling	$V_{IH,diff,min}$	$V_{IL,diff,max}$	$\frac{V_{IH,diff,min} - V_{IL,diff,max}}{\Delta TF_{diff}}$

Figure 20: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#





ODT Characteristics

The ODT effective resistance R_{TT} is defined by MR1[9, 6, and 2]. ODT is applied to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls (x8 devices only). The ODT target values and a functional representation are listed in Table 30 and Table 31 (page 55). The individual pull-up and pull-down resistors ($R_{TT(PD)}$) are defined as follows:

- $R_{TT(PU)} = (V_{DDQ} V_{OUT})/|I_{OUT}|$, under the condition that $R_{TT(PD)}$ is turned off
- $R_{TT(PD)} = (V_{OUT})/|I_{OUT}|$, under the condition that $R_{TT(PU)}$ is turned off

Figure 21: ODT Levels and I-V Characteristics

Chip in termination mode




Table 30: On-Die Termination DC Electrical Characteristics

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
R _{TT} effective impedance	R _{TT(EFF)}		1, 2			
Deviation of VM with respect to V _{DDQ} /2	ΔVΜ	-5		5	%	1, 2, 3

Notes

- 1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDQ} = V_{DD}$, $V_{SSQ} = V_{SS}$). Refer to ODT Sensitivity (page 56) if either the temperature or voltage changes after calibration.
- 2. Measurement definition for R_{TT} : Apply $V_{IH(AC)}$ to pin under test and measure current $I[V_{IH(AC)}]$, then apply $V_{IL(AC)}$ to pin under test and measure current $I[V_{IL(AC)}]$:

$$R_{TT} = \frac{V_{IH(AC)} - V_{IL(AC)}}{I(V_{IH(AC)}) - I(V_{IL(AC)})}$$

3. Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left(\frac{2 \times VM}{V_{DDQ}} - 1\right) \times 100$$

4. For IT and AT devices, the minimum values are derated by 6% when the device operates between -40° C and 0° C (T_C).



ODT Resistors

Table 31 (page 55) provides an overview of the ODT DC electrical characteristics. The values provided are not specification requirements; however, they can be used as design guidelines to indicate what $R_{\rm TT}$ is targeted to provide:

- R_{TT} 120 Ω is made up of $R_{TT120(PD240)}$ and $R_{TT120(PU240)}$
- $R_{TT}\,60\Omega$ is made up of $R_{TT60(PD120)}$ and $R_{TT60(PU120)}$
- $R_{TT}\,40\Omega$ is made up of $R_{TT40(PD80)}$ and $R_{TT40(PU80)}$
- $R_{TT}\,30\Omega$ is made up of $R_{TT30(PD60)}$ and $R_{TT30(PU60)}$
- + $R_{TT}\,20\Omega$ is made up of $R_{TT20(PD40)}$ and $R_{TT20(PU40)}$

Table 31: R_{TT} Effective Impedances

MR1							
[9, 6, 2]	R _{TT}	Resistor	V _{OUT}	Min	Nom	Мах	Unit
0, 1, 0	120Ω	R _{TT120(PD240)}	$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/1
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/1
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/1
		R _{TT120(PU240)}	$0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/1
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/1
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/1
		120Ω	V _{IL(AC)} to V _{IH(AC)}	0.9	1.0	1.6	RZQ/2
0, 0, 1	60Ω	R _{TT60(PD120)}	$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/2
			0.5 × V _{DDQ}	0.9	1.0	1.1	RZQ/2
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/2
		R _{TT60(PU120)}	$0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/2
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/2
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/2
		60Ω	V _{IL(AC)} to V _{IH(AC)}	0.9	1.0	1.6	RZQ/4
0, 1, 1	40Ω	R _{TT40(PD80)}	$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/3
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/3
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/3
		R _{TT40(PU80)}	0.2 × V _{DDQ}	0.9	1.0	1.4	RZQ/3
			0.5 × V _{DDQ}	0.9	1.0	1.1	RZQ/3
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/3
		40Ω	V _{IL(AC)} to V _{IH(AC)}	0.9	1.0	1.6	RZQ/6
1, 0, 1	30Ω	R _{TT30(PD60)}	0.2 × V _{DDQ}	0.6	1.0	1.1	RZQ/4
			0.5 × V _{DDQ}	0.9	1.0	1.1	RZQ/4
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/4
		R _{TT30(PU60)}	$0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/4
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/4
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/4
		30Ω	V _{IL(AC)} to V _{IH(AC)}	0.9	1.0	1.6	RZQ/8



Table 31: R_{TT} Effective Impedances (Continued)

MR1 [9, 6, 2]	R _{TT}	Resistor	V _{OUT}	Min	Nom	Max	Unit
1, 0, 0	20Ω	R _{TT20(PD40)}	$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/6
			0.5 × V _{DDQ}	0.9	1.0	1.1	RZQ/6
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/6
		R _{TT20(PU40)}	$0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/6
			0.5 × V _{DDQ}	0.9	1.0	1.1	RZQ/6
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/6
		20Ω	V _{IL(AC)} to V _{IH(AC)}	0.9	1.0	1.6	RZQ/12

Note: 1. Values assume an RZQ of 240 Ω ($\pm 1\%$).

ODT Sensitivity

If either the temperature or voltage changes after I/O calibration, then the tolerance limits listed in Table 30 (page 54) and Table 31 can be expected to widen according to Table 32 and Table 33 (page 56).

Table 32: ODT Sensitivity Definition

Symbol	Min	Мах	Unit	
R _{TT}	$0.9 - dR_{TT}dT \times DT - dR_{TT}dV \times DV $	$1.6 + dR_{TT}dT \times DT + dR_{TT}dV \times DV $	RZQ/(2, 4, 6, 8, 12)	

Note: 1. $\Delta T = T - T(@ \text{ calibration}), \Delta V = V_{DDQ} - V_{DDQ}(@ \text{ calibration}) \text{ and } V_{DD} = V_{DDQ}.$

Table 33: ODT Temperature and Voltage Sensitivity

Change	Min	Max	Unit
dR _{TT} dT	0	1.5	%/°C
dR _{TT} dV	0	0.15	%/mV

Note: 1. $\Delta T = T - T(@ calibration)$, $\Delta V = V_{DDQ} - V_{DDQ}(@ calibration)$ and $V_{DD} = V_{DDQ}$.

ODT Timing Definitions

ODT loading differs from that used in AC timing measurements. The reference load for ODT timings is shown in Figure 22. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off asynchronously, and another defines when ODT turns on or off dynamically. Table 34 outlines and provides definition and measurement references settings for each parameter (see Table 35 (page 57)).

ODT turn-on time begins when the output leaves High-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves Low-Z and ODT resistance begins to turn off.



Figure 22: ODT Timing Reference Load




Table 34: ODT Timing Definitions

Symbol	Begin Point Definition	End Point Definition	Figure
^t AON	Rising edge of CK - CK# defined by the end point of ODTLon	Extrapolated point at V _{SSQ}	Figure 23 (page 58)
^t AOF	Rising edge of CK - CK# defined by the end point of ODTLoff	Extrapolated point at V _{RTT,nom}	Figure 23 (page 58)
^t AONPD	Rising edge of CK - CK# with ODT first being registered HIGH	Extrapolated point at V _{SSQ}	Figure 24 (page 58)
^t AOFPD	Rising edge of CK - CK# with ODT first being registered LOW	Extrapolated point at V _{RTT,nom}	Figure 24 (page 58)
^t ADC	Rising edge of CK - CK# defined by the end point of ODTLcnw, ODTLcwn4, or ODTLcwn8	Extrapolated points at $V_{RTT(WR)}$ and $V_{RTT,nom}$	Figure 25 (page 59)

Table 35: Reference Settings for ODT Timing Measurements

Measured Parameter	R _{TT,nom} Setting	R _{TT(WR)} Setting	V _{SW1}	V _{SW2}
^t AON	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AOF	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AONPD	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t AOFPD	RZQ/4 (60Ω)	n/a	50mV	100mV
	RZQ/12 (20Ω)	n/a	100mV	200mV
^t ADC	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV

Note: 1. Assume an RZQ of 240 Ω (±1%) and that proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDQ} = V_{DD}$, $V_{SSQ} = V_{SS}$).



Figure 23: ^tAON and ^tAOF Definitions




Figure 24: ^tAONPD and ^tAOFPD Definitions







Figure 25: ^tADC Definition





Output Driver Impedance

The output driver impedance is selected by MR1[5,1] during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown below. The output driver impedance $R_{\rm ON}$ is defined by the value of the external reference resistor RZQ as follows:

• $R_{ON,x} = RZQ/y$ (with RZQ = 240 $\Omega \pm 1\%$; $x = 34\Omega$ or 40Ω with y = 7 or 6, respectively)


The individual pull-up and pull-down resistors $R_{ON(PU)}$ and $R_{ON(PD)}$ are defined as follows:

- $R_{ON(PU)} = (V_{DDO} V_{OUT})/|I_{OUT}|$, when $R_{ON(PD)}$ is turned off
- $R_{ON(PD)} = (V_{OUT})/|I_{OUT}|$, when $R_{ON(PU)}$ is turned off

Figure 26: Output Driver

Chip in drive mode

Output driver





34 Ohm Output Driver Impedance

The 34Ω driver (MR1[5, 1] = 01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the 34Ω driver only. Its impedance R_{ON} is defined by the value of the external reference resistor RZQ as follows: $R_{ON34} = RZQ/7$ (with nominal RZQ = 240 Ω ±1%) and is actually 34.3 Ω ±1%.

Table 36: 34 Ohm Driver Impedance Characteristics

MR1[5,1]	R _{ON}	Resistor	V _{OUT}	Min	Nom	Max	Unit	Notes
0,1	34.3Ω	R _{ON34(PD)}	0.2/V _{DDQ}	0.6	1.0	1.1	RZQ/7	
			0.5/V _{DDQ}	0.9	1.0	1.1	RZQ/7	
			0.8/V _{DDQ}	0.9	1.0	1.4	RZQ/7	
		R _{ON34(PU)}	0.2/V _{DDQ}	0.9	1.0	1.4	RZQ/7	
			0.5/V _{DDQ}	0.9	1.0	1.1	RZQ/7	
			0.8/V _{DDQ}	0.6	1.0	1.1	RZQ/7	
Pull-up/pu	II-down misn	natch (MM _{PUPD})	0.5/V _{DDQ}	-10%	n/a	10	%	2

- Notes: 1. Tolerance limits assume RZQ of $240\Omega \pm 1\%$ and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage: $V_{DDQ} = V_{DD}$; $V_{SSQ} = V_{SS}$). Refer to 34 Ohm Output Driver Sensitivity (page 63) if either the temperature or the voltage changes after calibration.
 - 2. Measurement definition for mismatch between pull-up and pull-down (MM_{PUPD}). Measure both $R_{ON(PU)}$ and $R_{ON(PD)}$ at $0.5 \times V_{DDQ}$:

$$MM_{PUPD} = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON,nom}} \times 100$$

3. For IT and AT (1Gb only) devices, the minimum values are derated by 6% when the device operates between -40°C and 0°C (T_C).



34 Ohm Driver

The 34Ω driver's current range has been calculated and summarized in Table 38 (page 62) V_{DD} = 1.5V, Table 39 (page 62) for V_{DD} = 1.57V, and Table 40 (page 63) for V_{DD} = 1.42V. The individual pull-up and pull-down resistors $R_{ON34(PD)}$ and $R_{ON34(PU)}$ are defined as follows:

- $R_{ON34(PD)} = (V_{OUT})/|I_{OUT}|$; $R_{ON34(PU)}$ is turned off
- $R_{ON34(PU)} = (V_{DDO} V_{OUT})/|I_{OUT}|$; $R_{ON34(PD)}$ is turned off

Table 37: 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations

		R _{ON}		Min	Nom	Мах	Unit
	$RZQ = 240\Omega \pm 1\%$			237.6	240	242.4	Ω
	RZQ/7 :	= (240 Ω ±1%)/7		33.9	34.3	34.6	Ω
MR1[5,1]	R _{ON}	Resistor	V _{out}	Min	Nom	Мах	Unit
0, 1	34.3Ω	R _{ON34(PD)}	$0.2 \times V_{DDQ}$	20.4	34.3	38.1	Ω
			$0.5 \times V_{DDQ}$	30.5	34.3	38.1	Ω
			$0.8 \times V_{DDQ}$	30.5	34.3	48.5	Ω
		R _{ON34(PU)}	$0.2 \times V_{DDQ}$	30.5	34.3	48.5	Ω
			$0.5 \times V_{DDQ}$	30.5	34.3	38.1	Ω
			$0.8 \times V_{DDQ}$	20.4	34.3	38.1	Ω

Table 38: 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = 1.5V$

MR1[5,1]	R _{ON}	Resistor	V _{OUT}	Мах	Nom	Min	Unit
0, 1	34.3Ω	R _{ON34(PD)}	I_{OL} @ $0.2 \times V_{DDQ}$	14.7	8.8	7.9	mA
			I _{OL} @ 0.5 × V _{DDQ}	24.6	21.9	19.7	mA
			I _{OL} @ 0.8 × V _{DDQ}	39.3	35.0	24.8	mA
		R _{ON34(PU)}	I _{OH} @ 0.2 × V _{DDQ}	39.3	35.0	24.8	mA
			I _{OH} @ 0.5 × V _{DDQ}	24.6	21.9	19.7	mA
			I _{OH} @ 0.8 × V _{DDQ}	14.7	8.8	7.9	mA

Table 39: 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = 1.575V$

MR1[5,1]	R _{ON}	Resistor	V _{OUT}	Max	Nom	Min	Unit
0, 1	34.3Ω	R _{ON34(PD)}	I _{OL} @ 0.2 × V _{DDQ}	15.5	9.2	8.3	mA
			I _{OL} @ 0.5 × V _{DDQ}	25.8	23	20.7	mA
			I _{OL} @ 0.8 × V _{DDQ}	41.2	36.8	26	mA
		R _{ON34(PU)}	I _{OH} @ 0.2 × V _{DDQ}	41.2	36.8	26	mA
			I _{OH} @ 0.5 × V _{DDQ}	25.8	23	20.7	mA
			I _{OH} @ 0.8 × V _{DDQ}	15.5	9.2	8.3	mA



Table 40: 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = 1.425V$

MR1[5,1]	R _{ON}	Resistor	V _{OUT}	Мах	Nom	Min	Unit
0, 1	34.3Ω	R _{ON34(PD)}	I _{OL} @ 0.2 × V _{DDQ}	14.0	8.3	7.5	mA
			I _{OL} @ 0.5 × V _{DDQ}	23.3	20.8	18.7	mA
			I _{OL} @ 0.8 × V _{DDQ}	37.3	33.3	23.5	mA
		R _{ON34(PU)}	I _{OH} @ 0.2 × V _{DDQ}	37.3	33.3	23.5	mA
			I _{OH} @ 0.5 × V _{DDQ}	23.3	20.8	18.7	mA
			I _{OH} @ 0.8 × V _{DDQ}	14.0	8.3	7.5	mA

34 Ohm Output Driver Sensitivity

If either the temperature or the voltage changes after ZQ calibration, then the tolerance limits listed in Table 36 (page 61) can be expected to widen according to Table 41 and Table 42 (page 63).

Table 41: 34 Ohm Output Driver Sensitivity Definition

Symbol	Min	Мах	Unit
R _{ON(PD)} @ 0.2 × V _{DDQ}	$0.6 - dR_{ON}dTL \times \Delta T - dR_{ON}dVL \times \Delta V $	$1.1 + dR_{ON}dTL \times \Delta T + dR_{ON}dVL \times \Delta V $	RZQ/7
$R_{ON(PD)} @ 0.5 \times V_{DDQ}$	$0.9 - dR_{ON}dTM \times \Delta T - dR_{ON}dVM \times \Delta V $	$1.1 + dR_{ON}dTM \times \Delta T + dR_{ON}dVM \times \Delta V $	RZQ/7
$R_{ON(PD)} @ 0.8 \times V_{DDQ}$	$0.9 - dR_{ON}dTH \times \Delta T - dR_{ON}dVH \times \Delta V $	$1.4 + dR_{ON}dTH \times \Delta T + dR_{ON}dVH \times \Delta V $	RZQ/7
R _{ON(PU)} @ 0.2 × V _{DDQ}	$0.9 - dR_{ON}dTL \times \Delta T - dR_{ON}dVL \times \Delta V $	$1.4 + dR_{ON}dTL \times \Delta T + dR_{ON}dVL \times \Delta V $	RZQ/7
$R_{ON(PU)} @ 0.5 \times V_{DDQ}$	$0.9 - dR_{ON}dTM \times \Delta T - dR_{ON}dVM \times \Delta V $	$1.1 + dR_{ON}dTM \times \Delta T + dR_{ON}dVM \times \Delta V $	RZQ/7
R _{ON(PU)} @ 0.8 × V _{DDQ}	$0.6 - dR_{ON}dTH \times \Delta T - dR_{ON}dVH \times \Delta V $	$1.1 + dR_{ON}dTH \times \Delta T + dR_{ON}dVH \times \Delta V $	RZQ/7

Note: 1. $\Delta T = T - T_{(@CALIBRATION)}$; $\Delta V = V_{DDQ} - V_{DDQ(@CALIBRATION)}$; and $V_{DD} = V_{DDQ}$.

Table 42: 34 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Max	Unit
dR _{ON} dTM	0	1.5	%/°C
dR _{ON} dVM	0	0.13	%/mV
dR _{ON} dTL	0	1.5	%/°C
dR _{ON} dVL	0	0.13	%/mV
dR _{ON} dTH	0	1.5	%/°C
dR _{ON} dVH	0	0.13	%/mV



Alternative 40 Ohm Driver

Table 43: 40 Ohm Driver Impedance Characteristics

MR1[5,1]	R _{ON}	Resistor	V _{OUT}	Min	Nom	Max	Unit
0,0	40Ω	R _{ON40(PD)}	$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/6
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/6
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/6
		R _{ON40(PU)}	$0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/6
			$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/6
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/6
Pull-up/pu	ull-down mism	atch (MM _{PUPD})	$0.5 \times V_{DDQ}$	-10%	n/a	10	%

- Notes: 1. Tolerance limits assume RZQ of $240\Omega \pm 1\%$ and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDO} = V_{DD}$; $V_{SSO} = V_{SS}$). Refer to 40 Ohm Output Driver Sensitivity (page 64) if either the temperature or the voltage changes after calibration.
 - 2. Measurement definition for mismatch between pull-up and pull-down (MM_{PUPD}). Measure both $R_{ON(PU)}$ and $R_{ON(PD)}$ at $0.5 \times V_{DDQ}$:

$$MM_{PUPD} = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON,nom}} \times 100$$

3. For IT and AT (1Gb only) devices, the minimum values are derated by 6% when the device operates between -40° C and 0° C (T_{c}).

40 Ohm Output Driver Sensitivity

If either the temperature or the voltage changes after I/O calibration, then the tolerance limits listed in Table 43 can be expected to widen according to Table 44 and Table 45 (page 65).

Table 44: 40 Ohm Output Driver Sensitivity Definition

Symbol	Min	Мах	Unit
R _{ON(PD)} @ 0.2 × V _{DDQ}	$0.6 - dR_{ON}dTL \times \Delta T - dR_{ON}dVL \times \Delta V $	$1.1 + dR_{ON}dTL \times \Delta T + dR_{ON}dVL \times \Delta V $	RZQ/6
$R_{ON(PD)}$ @ $0.5 \times V_{DDQ}$	$0.9 - dR_{ON}dTM \times \Delta T - dR_{ON}dVM \times \Delta V $	$1.1 + dR_{ON}dTM \times \Delta T + dR_{ON}dVM \times \Delta V $	RZQ/6
R _{ON(PD)} @ 0.8 × V _{DDQ}	$0.9 - dR_{ON}dTH \times \Delta T - dR_{ON}dVH \times \Delta V $	$1.4 + dR_{ON}dTH \times \Delta T + dR_{ON}dVH \times \Delta V $	RZQ/6
R _{ON(PU)} @ 0.2 × V _{DDQ}	$0.9 - dR_{ON}dTL \times \Delta T - dR_{ON}dVL \times \Delta V $	$1.4 + dR_{ON}dTL \times \Delta T + dR_{ON}dVL \times \Delta V $	RZQ/6
R _{ON(PU)} @ 0.5 × V _{DDQ}	$0.9 - dR_{ON}dTM \times \Delta T - dR_{ON}dVM \times \Delta V $	$1.1 + dR_{ON}dTM \times \Delta T + dR_{ON}dVM \times \Delta V $	RZQ/6
$R_{ON(PU)} @ 0.8 \times V_{DDQ}$	$0.6 - dR_{ON}dTH \times \Delta T - dR_{ON}dVH \times \Delta V $	1.1 + $dR_{ON}dTH \times \Delta T $ + $dR_{ON}dVH \times \Delta V $	RZQ/6

Note: 1. $\Delta T = T - T_{(@CALIBRATION)}$, $\Delta V = V_{DDQ} - V_{DDQ(@CALIBRATION)}$; and $V_{DD} = V_{DDQ}$.



Table 45: 40 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Max	Unit
dR _{ON} dTM	0	1.5	%/°C
dR _{ON} dVM	0	0.15	%/mV
dR _{ON} dTL	0	1.5	%/°C
dR _{ON} dVL	0	0.15	%/mV
dR _{ON} dTH	0	1.5	%/°C
dR _{ON} dVH	0	0.15	%/mV

Output Characteristics and Operating Conditions

The DRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized below, while the differential output driver is summarized in Table 47 (page 67).

Table 46: Single-Ended Output Driver Characteristics

All voltages are referenced to V_{cc}

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current: DQ are disabled; 0V ≤ V _{OUT} ≤ V _{DDQ} ; ODT is disabled; ODT is HIGH	I _{OZ}	-5	5	μΑ	1
Output slew rate: Single-ended; For rising and falling edges, measure between $V_{OL(AC)} = V_{REF} - 0.1 \times V_{DDQ}$ and $V_{OH(AC)} = V_{REF} + 0.1 \times V_{DDQ}$	SRQ _{se}	2.5	6	V/ns	1, 2, 3, 4
Single-ended DC high-level output voltage	V _{OH(DC)}	0.8 ×	V _{DDQ}	V	1, 2, 5
Single-ended DC mid-point level output voltage	V _{OM(DC)}	0.5 ×	V_{DDQ}	V	1, 2, 5
Single-ended DC low-level output voltage	$V_{OL(DC)}$	0.2 ×	V_{DDQ}	V	1, 2, 5
Single-ended AC high-level output voltage	V _{OH(AC)}	V _{TT} + 0.	1 × V _{DDQ}	V	1, 2, 3, 6
Single-ended AC low-level output voltage	V _{OL(AC)}	V _{TT} - 0.1	I x V _{DDQ}	V	1, 2, 3, 6
Delta R _{ON} between pull-up and pull-down for DQ/DQS	MM_{PUPD}	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output	to V _{TT} (V _{DDQ} /2)) via 25Ω resist	or	3

- Notes: 1. RZQ of $240\Omega \pm 1\%$ with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDO} = V_{DD}$; $V_{SSO} = V_{SS}$).
 - 2. $V_{TT} = V_{DDQ}/2$.
 - 3. See Figure 29 (page 68) for the test load configuration.
 - 4. The 6 V/ns maximum is applicable for a single DQ signal when it is switching either from HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are either all static or all switching in the opposite direction. For all other DQ signal switching combinations, the maximum limit of 6 V/ns is reduced to 5 V/ns.
 - 5. See Table 36 (page 61) for IV curve linearity. Do not use AC test load.
 - 6. See Table 48 (page 69) for output slew rate.
 - 7. See Table 36 (page 61) for additional information.
 - 8. See Figure 27 (page 67) for an example of a single-ended output signal.



Table 47: Differential Output Driver Characteristics

All voltages are referenced to V_{SS}

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current: DQ are disabled; 0V ≤ V _{OUT} ≤ V _{DDQ} ; ODT is disabled; ODT is HIGH	l _{oz}	-5	5	μA	1
Output slew rate: Differential; For rising and falling edges, measure between $V_{OL,diff(AC)} = -0.2 \times V_{DDQ}$ and $V_{OH,diff(AC)} = +0.2 \times V_{DDQ}$	SRQ _{diff}	5	12	V/ns	1
Output differential cross-point voltage	V _{OX(AC)}	V _{REF} - 150	V _{REF} + 150	mV	1, 2, 3
Differential high-level output voltage	V _{OH,diff(AC)}	+0.2 × V _{DDQ}		V	1, 4
Differential low-level output voltage	V _{OL,diff(AC)}	-0.2 × V _{DDQ}		V	1, 4
Delta R _{ON} between pull-up and pull-down for DQ/DQS	MM _{PUPD}	-10	10	%	1, 5
Test load for AC timing and output slew rates	Output to	o V _{TT} (V _{DDQ} /2) v	via 25Ω resisto	r	3

Notes:

- 1. RZQ of 240 Ω ±1% with RZQ/7 enabled (default 34 Ω driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ($V_{DDQ} = V_{DD}$; $V_{SSQ} = V_{SS}$).
- 2. $V_{REF} = V_{DDQ}/2$; slew rate @ 5 V/ns, interpolate for faster slew rate.
- 3. See Figure 29 (page 68) for the test load configuration.
- 4. See Table 49 (page 70) for the output slew rate.
- 5. See Table 36 (page 61) for additional information.
- 6. See Figure 28 (page 68) for an example of a differential output signal.

Figure 27: DQ Output Signal








Figure 28: Differential Output Signal



Reference Output Load

Figure 29 represents the effective reference load of 25Ω used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

Figure 29: Reference Output Load for AC Timing and Output Slew Rate






Slew Rate Definitions for Single-Ended Output Signals

The single-ended output driver is summarized in Table 46 (page 66). With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

Table 48: Single-Ended Output Slew Rate Definition

Single-Ended Output Slew Rates (Linear Signals)		Meas	sured	
Output	Edge	From	То	Calculation
DQ	Rising	V _{OL(AC)}	V _{OH(AC)}	$\frac{V_{OH(AC)} - V_{OL(AC)}}{\Delta TR_{se}}$
	Falling	V _{OH(AC)}	V _{OL(AC)}	$\frac{V_{OH(AC)} - V_{OL(AC)}}{\Delta TF_{se}}$

Figure 30: Nominal Slew Rate Definition for Single-Ended Output Signals






Slew Rate Definitions for Differential Output Signals

The differential output driver is summarized in Table 47 (page 67). With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for differential signals.

Table 49: Differential Output Slew Rate Definition

Differential Output Slew Rates (Linear Signals)		Meas	sured	
Output	Edge	From	То	Calculation
DQS, DQS#	Rising	V _{OL,diff(AC)}	V _{OH,diff(AC)}	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\Delta TR_{diff}}$
	Falling	V _{OH,diff(AC)}	V _{OL,diff(AC)}	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\Delta TF_{diff}}$

Figure 31: Nominal Differential Output Slew Rate Definition for DQS, DQS#





Speed Bin Tables

Table 50: DDR3-1066 Speed Bins

DDR3-1066 Speed Bin CL- ^t RCD- ^t RP			-187E 7-7-7		-187 8-8-8			
Internal READ command to first data		^t AA	13.125	_	15	_	ns	
ACTIVATE to internal READ or WRITE delay time		^t RCD	13.125	_	15	-	ns	
PRECHARGE command period		^t RP	13.125	-	15	_	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		^t RC	50.625	_	52.5	_	ns	
ACTIVATE-to-PRECHARGE command period		^t RAS	37.5	9 x ^t REFI	37.5	9 x ^t REFI	ns	1
CL = 5	CWL = 5	tCK (AVG)	3.0	3.3	3.0	3.3	ns	2
	CWL = 6	tCK (AVG)	Reserved		Reserved		ns	3
CL = 6	CWL = 5	tCK (AVG)	2.5	3.3	2.5	3.3	ns	2
	CWL = 6	tCK (AVG)	Rese	Reserved		Reserved		3
CL = 7	CWL = 5	tCK (AVG)	Reserved		Reserved		ns	3
	CWL = 6	tCK (AVG)	1.875	<2.5	Reserved		ns	2, 3
CL = 8	CWL = 5	^t CK (AVG)	Reserved		Reserved		ns	3
	CWL = 6	^t CK (AVG)	1.875	<2.5	1.875	<2.5	ns	2
Supported CL settings			5, 6, 7, 8		5, 6, 8		CK	
Supported CWL settings			5, 6		5, 6		CK	

- Notes: 1. ^tREFI depends on T_{OPER}.
 - 2. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 3. Reserved settings are not allowed.



Table 51: DDR3-1333 Speed Bins

DDR3-1333 Speed Bin			-15E ¹		-15 ²			
CL- ^t RCD- ^t RP			9-9-9		10-10-10			
Parameter		Symbol	Min	Max	Min	Мах	Unit	Notes
Internal READ command to first data		^t AA	13.5	_	15	_	ns	
ACTIVATE to internal READ or WRITE delay time		^t RCD	13.5	-	15	-	ns	
PRECHARGE command period		^t RP	13.5	-	15	-	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		^t RC	49.5	-	51	_	ns	
ACTIVATE-to-PRECHARGE command period		^t RAS	36	9 x ^t REFI	36	9 x ^t REFI	ns	3
CL = 5	CWL = 5	tCK (AVG)	3.0	3.3	3.0	3.3	ns	4
	CWL = 6, 7	tCK (AVG)	Reserved		Reserved		ns	5
CL = 6	CWL = 5	tCK (AVG)	2.5	3.3	2.5	3.3	ns	4
	CWL = 6	tCK (AVG)	Rese	rved	Reserved		ns	5
	CWL = 7	tCK (AVG)	Reserved		Reserved		ns	5
CL = 7	CWL = 5	tCK (AVG)	Reserved		Reserved		ns	5
	CWL = 6	tCK (AVG)	1.875	<2.5	Reserved		ns	4, 5
	CWL = 7	tCK (AVG)	Reserved		Reserved		ns	5
CL = 8	CWL = 5	tCK (AVG)	Reserved		Reserved		ns	5
	CWL = 6	tCK (AVG)	1.875	<2.5	1.875	<2.5	ns	4
	CWL = 7	tCK (AVG)	Reserved		Reserved		ns	5
CL = 9	CWL = 5, 6	tCK (AVG)	Reserved		Reserved		ns	5
	CWL = 7	tCK (AVG)	1.5	<1.875	Reserved		ns	4, 5
CL = 10	CWL = 5, 6	^t CK (AVG)	Reserved		Reserved		ns	5
	CWL = 7	^t CK (AVG)	1.5	<1.875	1.5	<1.875	ns	4
Supported CL settings			5, 6, 7, 8, 9, 10		5, 6, 8, 10		CK	
Supported CWL settings			5, 6, 7		5, 6, 7		CK	

- Notes: 1. The -15E speed grade is backward compatible with 1066, CL = 7 (-187E).
 - 2. The -15 speed grade is backward compatible with 1066, CL = 8 (-187).
 - 3. ^tREFI depends on T_{OPER}.
 - 4. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 5. Reserved settings are not allowed.



Table 52: DDR3-1600 Speed Bins

DDR3-1600 Speed B	in		-1	25 ¹		
CL- ^t RCD- ^t RP			11-	11-11		
Parameter		Symbol	Min	Max	Unit	Notes
Internal READ comma	and to first data	^t AA	13.75	_	ns	
ACTIVATE to internal	READ or WRITE delay time	^t RCD	13.75	_	ns	
PRECHARGE comman	d period	^t RP	13.75	_	ns	
ACTIVATE-to-ACTIVAT	E or REFRESH command period	^t RC	48.75	_	ns	
ACTIVATE-to-PRECHA	RGE command period	^t RAS	35	9 x ^t REFI	ns	2
CL = 5	CWL = 5	^t CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8	^t CK (AVG)	Res	erved	ns	4
CL = 6	CWL = 5	^t CK (AVG)	2.5	3.3	ns	3
	CWL = 6	^t CK (AVG)	Res	erved	ns	4
	CWL = 7, 8	^t CK (AVG)	Res	erved	ns	4
CL = 7	CWL = 5	^t CK (AVG)	Res	erved	ns	4
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	^t CK (AVG)	Res	erved	ns	4
	CWL = 8	^t CK (AVG)	Res	erved	ns	4
CL = 8	CWL = 5	^t CK (AVG)	Res	erved	ns	4
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	^t CK (AVG)	Res	erved	ns	4
	CWL = 8	^t CK (AVG)	Res	erved	ns	4
CL = 9	CWL = 5, 6	^t CK (AVG)	Res	erved	ns	4
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	^t CK (AVG)	Res	erved	ns	4
CL = 10	CWL = 5, 6	^t CK (AVG)	Res	erved	ns	4
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	^t CK (AVG)	Res	erved	ns	4
CL = 11	CWL = 5, 6, 7	^t CK (AVG)	Res	erved	ns	4
	CWL = 8	^t CK (AVG)	1.25	<1.5	ns	3
Supported CL settings	;		5, 6, 7, 8	, 9, 10, 11	CK	
Supported CWL settin	igs		5, 6	5, 7, 8	CK	

- Notes: 1. The -125 speed grade is backward compatible with 1333, CL = 9 (-15E) and 1066, CL = 7(-187E).
 - 2. ^tREFI depends on T_{OPER}.
 - 3. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 4. Reserved settings are not allowed.



Table 53: DDR3-1866 Speed Bins

DDR3-1866 Speed Bin			-10	07 ¹		
CL- ^t RCD- ^t RP			13-1	13-13		
Parameter		Symbol	Min	Max	Unit	Notes
Internal READ command t	o first data	^t AA	13.91	20		
ACTIVATE to internal REA	D or WRITE delay time	^t RCD	13.91	-	ns	
PRECHARGE command pe	riod	^t RP	13.91	_	ns	
ACTIVATE-to-ACTIVATE or	REFRESH command period	^t RC	47.91	_	ns	
ACTIVATE-to-PRECHARGE	command period	^t RAS	34	9 x ^t REFI	ns	2
CL = 5	CWL = 5	^t CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	^t CK (AVG)	Rese	erved	ns	4
CL = 6	CWL = 5	^t CK (AVG)	2.5	3.3	ns	3
	CWL = 6, 7, 8, 9	^t CK (AVG)	Rese	erved	ns	4
CL = 7	CWL = 5, 7, 8, 9	^t CK (AVG)	Rese	erved	ns	4
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	3
CL = 8	CWL = 5, 8, 9	^t CK (AVG)	Rese	erved	ns	4
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	^t CK (AVG)	Rese	erved	ns	4
CL = 9	CWL = 5, 6, 8, 9	^t CK (AVG)	Rese	erved	ns	4
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	3
CL = 10	CWL = 5, 6, 9	^t CK (AVG)	Rese	erved	ns	4
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	^t CK (AVG)	Rese	erved	ns	4
CL = 11	CWL = 5, 6, 7	^t CK (AVG)	Rese	erved	ns	4
	CWL = 8	^t CK (AVG)	1.25	<1.5	ns	3
	CWL = 9	^t CK (AVG)	Rese	erved	ns	4
CL = 12	CWL = 5, 6, 7, 8	^t CK (AVG)	Rese	erved	ns	4
	CWL = 9	tCK (AVG)	Rese	erved	ns	4
CL = 13	CWL = 5, 6, 7, 8	^t CK (AVG)	Rese	erved	ns	4
	CWL = 9	tCK (AVG)	1.07	<1.25	ns	3
Supported CL settings	·		5, 6, 7, 8, 9	, 10, 11, 13	CK	
Supported CWL settings			5, 6,	7, 8, 9	CK	

- Notes: 1. The -107 speed grade is backward compatible with 1600, CL = 11 (-125); 1333, CL = 9 (-15E); and 1066, CL = 7 (-187E).
 - 2. ^tREFI depends on T_{OPER}.
 - 3. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 4. Reserved settings are not allowed.



Table 54: DDR3-2133 Speed Bins

DDR3-2133 Speed Bin			-09	93 ¹		
CL-tRCD-tRP			14-1	4-14		
Parameter		Symbol	Min	Max	Unit	Notes
Internal READ command to	first data	^t AA	13.09	20		
ACTIVATE to internal READ	or WRITE delay time	^t RCD	13.09	_	ns	
PRECHARGE command peri	od	^t RP	13.09	_	ns	
ACTIVATE-to-ACTIVATE or F	REFRESH command period	^t RC	46.09	_	ns	
ACTIVATE-to-PRECHARGE c	ommand period	^t RAS	33	9 x ^t REFI	ns	2
CL = 5	CWL = 5	^t CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	^t CK (AVG)	Rese	rved	ns	4
CL = 6	CWL = 5	^t CK (AVG)	2.5	3.3	ns	3
	CWL = 6, 7, 8, 9	^t CK (AVG)	Rese	rved	ns	4
CL = 7	CWL = 5, 7, 8, 9	^t CK (AVG)	Rese	rved	ns	4
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	3
CL = 8	CWL = 5, 8, 9	^t CK (AVG)	Rese	rved	ns	4
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	3
	CWL = 7	^t CK (AVG)	Rese	rved	ns	4
CL = 9	CWL = 5, 6, 8, 9	^t CK (AVG)	Rese	rved	ns	4
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	3
CL = 10	CWL = 5, 6, 9	^t CK (AVG)	Rese	rved	ns	4
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	^t CK (AVG)	Rese	rved	ns	4
CL = 11	CWL = 5, 6, 7	^t CK (AVG)	Rese	rved	ns	4
	CWL = 8	^t CK (AVG)	1.25	<1.5	ns	3
	CWL = 9	^t CK (AVG)	Rese	rved	ns	4
CL = 12	CWL = 5, 6, 7, 8	tCK (AVG)	Rese	rved	ns	4
	CWL = 9	tCK (AVG)	Rese	rved	ns	4
CL = 13	CWL = 5, 6, 7, 8	^t CK (AVG)	Rese	rved	ns	4
	CWL = 9	^t CK (AVG)	1.07	<1.25	ns	3
CL = 14	CWL = 5, 6, 7, 8, 9	^t CK (AVG)	Reserved	Reserved	ns	4
	CWL = 10	^t CK (AVG)	0.938	<1.07	ns	3
Supported CL settings			5, 6, 7, 8, 9,	10, 11, 13, 14	CK	
Supported CWL settings			5, 6, 7	7, 8, 9	CK	

- Notes: 1. The -093 speed grade is backward compatible with 1866, CL = 13 (-107); 1600, CL = 11 (-125); 1333, CL = 9 (-15E); and 1066, CL = 7 (-187E).
 - 2. ${}^{t}REFI$ depends on T_{OPER} .
 - 3. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 4. Reserved settings are not allowed.

Table 55: Electrical Characteristics and AC Operating Conditions

Electrical Characteristics and AC Operating Conditions

Notes 1–8 apply to the entire table

Notes 1–8 apply to the entire table												
			DDR3-800	-800	DDR3	DDR3-1066	DDR3	DDR3-1333	DDR3	DDR3-1600		
Parameter		Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	Notes
			0	Clock Timing	ing							
Clock period average: $T_C \le 85^{\circ}C$		tCK	8	7800	∞	7800	8	7800	8	7800	ns	9, 42
DLL disable mode $T_C = 85^{\circ}C$ to $95^{\circ}C$		(DLL_DIS)	8	3900	∞	3900	∞	3900	8	3900	ns	42
Clock period average: DLL enable mode		tCK (AVG)		See Spee	d Bin Tak	See Speed Bin Tables (page	71) for	tCK range allowed	allowed		ns	10, 11
High pulse width average	<u>-</u>	tCH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	ð	12
Low pulse width average	Ţ	tCL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	Y	12
Clock period jitter DLL locked		^t JITper	-100	100	06-	06	-80	80	-70	70	sd	13
DLL locking	₽,	tJITper, lck	06-	06	-80	80	-20	70	09-	09	sd	13
Clock absolute period	+7	tCK (ABS)	MIN	CK (AVG	MIN + t	IITper MII	tCK (AVG) MIN + tJITper MIN; MAX = MAX	tCK (AVG	^t CK (AVG) MAX + ^t JITper	^t JITper	sd	
Clock absolute high pulse width	+7	tCH (ABS)	0.43	1	0.43	I	0.43	I	0.43	I	tCK (AVG)	14
Clock absolute low pulse width	+	tCL (ABS)	0.43	ı	0.43	I	0.43	I	0.43	I	tCK (AVG)	15
Cycle-to-cycle jitter DLL locked		^t JITcc	200	0	18	180	16	160	17	140	sd	16
DLL locking		†JITcc,lck	180	0	1	160	71	140	12	120	sd	16
Cumulative error across 2 cycles	+	teRR2per	-147	147	-132	132	-118	118	-103	103	sd	17
3 cycles	t	teRR3per	-175	175	-157	157	-140	140	-122	122	sd	17
4 cycles	t	tERR4per	-194	194	-175	175	-155	155	-136	136	sd	17
5 cycles	t	terR5per	-209	209	-188	188	-168	168	-147	147	bs	17
6 cycles	t	tERR6per	-222	222	-200	200	-177	177	-155	155	bs	17
7 cycles	t	terR7per	-232	232	-209	509	-186	186	-163	163	bs	17
8 cycles	t	teRR8per	-241	241	-217	217	-193	193	-169	169	bs	17
9 cycles	+	teRR9per	-249	249	-224	224	-200	200	-175	175	sd	17
10 cycles	17	terR10per	-257	257	-231	231	-205	205	-180	180	sd	17
11 cycles	<u>-</u>	terr11per	-263	263	-237	237	-210	210	-184	184	sd	17
12 cycles	t f	teRR12per	-269	569	-242	242	-215	215	-188	188	sd	17
$n = 13, 14 \dots 49,$	20	^t ERR <i>n</i> per		terf	նրper MII	V = (1 + 0	t ERR n per MIN = (1 + 0.68 $\ln[n]$) × t JITper MIN	× ^t JITper l	MIN		sd	17
cycles				terr	nper MA	X = (1 + 0	t ERR n per MAX = (1 + 0.68 $\ln[n]$) × t JITper MAX	× ^t JITper l	MAX			

Table 55: Electrical Characteristics and AC Operating Conditions (Continued)

tire table	
to the en	
–8 apply	
Notes 1	

الأوردي الم فالمان بن بالد جاليات بفياد	2000											
			DDR	DDR3-800	DDR3	DDR3-1066	DDR3-1333	-1333	DDR3-1600	-1600		
Parameter		Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	Notes
			DC	DQ Input T	Timing							
Data setup time to DQS, DQS#	Base (specification)	^t DS (AC175)	75	ı	25	ı	ı	ı	I	1	sd	18, 19, 44
	V _{REF} @ 1 V/ns		250	I	200	ı	ı	I	ı	ı	sd	19, 20
Data setup time to DQS, DQS#	Base (specification)	^t DS (AC150)	125	ı	75	ı	30	ı	10	ı	sd	18, 19, 44
	V _{REF} @ 1 V/ns		275	1	250	ı	180	ı	160	ı	sd	19, 20
Data setup time to	Base (specification)	tDS	I	I	I	I	I	I	I	I	sd	18, 19
DQS, DQS#	V _{REF} @ 1 V/ns	(AC135)	ı	I	ı	I	ı	ı	ı	I	sd	19, 20
Data hold time from	Base (specification)	[†] DH	150	I	100	I	9	I	45	I	sd	18, 19
DQS, DQS#	V _{REF} @ 1 V/ns	(DC100)	250	ı	200	ı	165	I	145	I	sd	19, 20
Minimum data pulse width	dth	^t DIPW	009	ı	490	ı	400	I	098	ı	sd	41
			00	Output Timing	Timing							
DQS, DQS# to DQ skew, per access	per access	₽QSQ t	ı	200	I	150	ı	125	ı	100	sd	
DQ output hold time from DQS, DQS#	om DQS, DQS#	ф	0.38	I	0.38	I	0.38	I	0.38	1	tCK (AVG)	21
DQ Low-Z time from CK, CK#	, CK#	\$dZ1	008-	400	009-	300	-500	250	-450	225	sd	22, 23
DQ High-Z time from CK, CK#	ζ, CK#	Ò dZH₁	I	400	I	300	ı	250	ı	225	bs	22, 23
			DQ Sti	obe Inp	DQ Strobe Input Timing	20						
DQS, DQS# rising to CK, CK# rising	CK# rising	^t DQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	-0.27	0.27	Y)	25
DQS, DQS# differential input low pulse width	input low pulse width	^t DQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	Y	
DQS, DQS# differential input high pulse width	input high pulse	HSQQ¹	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	¥	
DQS, DQS# falling setup to CK, CK# rising	to CK, CK# rising	tDSS	0.2	1	0.2	1	0.2	1	0.18	ı	Y	25
DQS, DQS# falling hold from CK, CK# rising	from CK, CK# rising	^t DSH	0.2	I	0.2	ı	0.2	I	0.18	I	Y)	25
DQS, DQS# differential WRITE preamble	WRITE preamble	tWPRE	6'0	ı	6'0	ı	6.0	I	6.0	ı	CK	
DQS, DQS# differential WRITE postamble	WRITE postamble	tWPST	0.3	I	0.3	I	0.3	I	0.3	I	Y	
			DQ Str	be Out	DQ Strobe Output Timing	D ₁						
DQS, DQS# rising to/from rising CK, CK#	m rising CK, CK#	^t DQSCK	-400	400	-300	300	-255	255	-225	225	bs	23
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled	m rising CK, CK#	tDQSCK (DLL_DIS)	-	10	-	10	—	10	-	10	ns	56



Notes

Max

21 21

쏫

엉 bs bs X X

22, 23 22, 23

24

23, 23,

27

1Gb: x4, x8, x16 DDR3 SDRAM Electrical Characteristics and AC Operating Conditions

31, 32

31

X

οę

3 31

X ns 31, 32,

ns

31

ns

I

40

I

45

50

50

x16 (2KB page size)

Write recovery time

size)

windows

MIN = 15ns; MAX = n/a

33,34 34

X

or 7.5ns; MAX = n/a

greater of 4CK

II Z

^tWTR

transaction to internal READ command Delay from start of internal WRITE

29, 30

20, 30

4 31 31

bs

ns ns ns ns

20, 30

bs bS bs

4

20, 30 29, 30,

> bs bs

29, 30,

bs

28

쏭

4

Table 55: Electrical Characteristics and AC Operating Conditions (Continued)

			DDR	DDR3-800	DDR3	DDR3-1066	DDR3	DDR3-1333	DDR3	DDR3-1600
Parameter		Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах
DQS, DQS# differential o	output high time	tQSH	0.38	I	0.38	ı	0.40	I	0.40	ı
DQS, DQS# differential o	output low time	†QSL	0.38	I	0.38	1	0.40	1	0.40	ı
DQS, DQS# Low-Z time (I	(RL - 1)	tLZDQS	-800	400	009-	300	-500	250	-450	225
DQS, DQS# High-Z time (RL + BL/2)	(RL + BL/2)	SQQZH [†]	ı	400	ı	300	ı	250	ı	225
DQS, DQS# differential R	READ preamble	tRPRE	6.0	Note 24	6.0	Note 24	6.0	Note 24	6.0	Note 2
DQS, DQS# differential R	READ postamble	tRPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	0.3	Note 2
		J	omman	Command and Address Timing	dress Tir	ning				
DLL locking time		tDLLK	512	ı	512	1	512	ı	512	1
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	^t IS (AC175)	200	I	125	I	65	I	45	ı
	V _{REF} @ 1 V/ns		375	I	300	ı	240	ı	220	1
CTRL, CMD, ADDR setup to CK,CK#	Base (specification)	^t IS (AC150)	350	ı	275	ı	190	I	170	1
	V _{REF} @ 1 V/ns		200	I	425	1	340	1	320	ı
CTRL, CMD, ADDR hold	Base (specification)	∓	275	I	200	ı	140	ı	120	ı
from CK,CK#	V _{REF} @ 1 V/ns	(DC100)	375	I	300	ı	240	1	220	ı
Minimum CTRL, CMD, AI	ADDR pulse width	tlPW	006	I	780	ı	620	ı	260	ı
ACTIVATE to internal RE,	EAD or WRITE delay	tRCD		Se	e Speed	Bin Table	(page 7	See Speed Bin Tables (page 71) for tRCD		
PRECHARGE command p	period	tRP		S	ee Speed	Bin Table	s (page	See Speed Bin Tables (page 71) for tRP		
ACTIVATE-to-PRECHARGE command period	E command period	tRAS		Š	se Speed	Bin Table	s (page 7	See Speed Bin Tables (page 71) for tRAS	S	
ACTIVATE-to-ACTIVATE command period	command period	tRC		S	ee Speed	Bin Table	s (page 7	See Speed Bin Tables (page 71) for tRC		
ACTIVATE-to-ACTIVATE	x4/x8 (1KB page	tRRD	MIN = g	MIN = greater of	MIN = gr	eater of	MIN = g	MIN = greater of MIN = greater of MIN = greater o	MIN = g	eater c
minimum command	size)		4CK o	4CK or 10ns	4CK or	4CK or 7.5ns	4CK	4CK or 6ns	4CK	4CK or 6ns
period	x16 (2KB page size)		= NIM	= greater	greater of 4CK or 10ns	. 10ns	ΜΝ	MIN = greater of 4CK or 7.5ns	of 4CK or	7.5ns
Four ACTIVATE	x4/x8 (1KB page	tFAW	40	I	37.5	I	30	I	30	ı

Table 55: Electrical Characteristics and AC Operating Conditions (Continued)

	1)
()
	7	
	1)
+	=	•
9	1)
7		,
+	2)
2	>	-
7	2	_
()
(τ	5
0	C)
7		•
401	1	
÷	ĭ	•

6.1.1												
			DDR3-800	-800	DDR3-1066	-1066	DDR3-1333	-1333	DDR3-1600	-1600		
Parameter		Symbol	Zi	Мах	Μin	Мах	Μin	Мах	Z	Мах	Unit	Notes
READ-to-PRECHARGE time	ime	tRTP		Σ	N = great	MIN = greater of 4CK or 7.5ns; MAX = n/a	or 7.5ns;	MAX = r	1/a		CK	31, 32
CAS#-to-CAS# command delay	d delay	tCCD			Σ	MIN = 4CK; $MAX = n/a$	MAX = n	/a			Y)	
Auto precharge write recovery + precharge time	ecovery + precharge	tDAL tDAL		2	AIN = WR	$MIN = WR + {}^{t}RP/{}^{t}CK (AVG)$; $MAX = n/a$	(AVG); N	AAX = n/a	_		X	
MODE REGISTER SET command cycle time	mmand cycle time	tMRD			Σ	MIN = 4CK; $MAX = n/a$	MAX = n	/a			Y)	
MODE REGISTER SET command update delay	mmand update delay	tMOD		Ĭ	MIN = great	greater of 12CK or 15ns; $MAX = n/a$	K or 15ns	; MAX = r	n/a		CK	
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit	ER READ burst end to	tMPRR			Σ	MIN = 1CK; MAX = n/a	MAX = n	/a			X	
			Cali	Calibration Timing	Timing							
ZQCL command: Long calibration time	POWER-UP and RE- SET operation	^t ZQinit	512	ı	512	ı	512	ı	512	ı	¥	
	Normal operation	†ZQoper	256	ı	256	ı	256	ı	256	ı	Y)	
ZQCS command: Short calibration time	calibration time	tZQCS	64	I	64	ı	64	ı	64	ı	K	
		=	itializat	ion and I	Initialization and Reset Timing	ning						
Exit reset from CKE HIGH to a valid command	iH to a valid command	tXPR		≡ N N	greater	MIN = greater of 5CK or ${}^{t}RFC + 10ns$; MAX = n/a	^t RFC + 10	Ins; MAX	= n/a		Ą	
Begin power supply ramp to power supplies stable	np to power supplies	tVDDPR			Σ	MIN = n/a; MAX = 200	MAX = 20	00			ms	
RESET# LOW to power supplies stable	supplies stable	tRPS			2	MIN = 0; $MAX = 200$	1AX = 200				ms	
RESET# LOW to I/O and R _{TT} High-Z	R _⊤ High-Z	tlOZ			2	MIN = n/a; MAX	MAX = 20	0			ns	35
			Re	Refresh Timing	ming							
REFRESH-to-ACTIVATE or REFRESH	or REFRESH	tRFC – 1Gb			MIN =	I = 110; N	110; $MAX = 70,200$	200			ns	
command period		tRFC – 2Gb			MIN	MIN = 160; MAX = 70,200	1AX = 70,	200			ns	
		tRFC – 4Gb			MIM	MIN = 260; MAX = 70,200	1AX = 70,	200			ns	
		tRFC – 8Gb			MM	I = 350; MAX =	1AX = 70,200	200			ns	
Maximum refresh	T _C ≤ 85°C	I				64 (1X)	1X)				ms	36
period	T _C > 85°C					32 (2X)	2X)				ms	36
Maximum average	$T_C \le 85^{\circ}C$	tREFI				7.8 (64ms/8192)	ıs/8192)				srl	36
periodic refresh	$T_C > 85^{\circ}C$					3.9 (32ms/8192)	ıs/8192)				sn	36
			Self	Self Refresh Timing	Timing							



Table 55: Electrical Characteristics and AC Operating Conditions (Continued)

مطاعات مراجع والماد								
		DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	000		
Parameter	Symbol	Min Max	Min Max	Min Max	Min	Max	Unit N	Notes
Exit self refresh to commands not requiring a locked DLL	tXS	MIM	MIN = greater of 5CK or ${}^{t}RFC + 10ns$; MAX = n/a	r ^t RFC + 10ns; M	AX = n/a		X	
Exit self refresh to commands requiring a locked DLL	TTQSX ₁		MIN = ^t DLLK (r	$MIN = ^{\dagger}DLLK$ (MIN); $MAX = n/a$			¥	28
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	tCKESR		MIN = ^t CKE (MIN) + CK; MAX = n/a) + CK; MAX = r	/a		X	
Valid clocks after self refresh entry or powerdown entry	†CKSRE	2	MIN = greater of 5CK or 10ns; MAX = n/a	K or 10ns; MAX	= n/a		X	
Valid clocks before self refresh exit, power-down exit, or reset exit	tCKSRX	2	MIN = greater of 5CK or 10ns; MAX = n/a	K or 10ns; MAX	= n/a		X	
		Power-Down Timing	n Timing					
CKE MIN pulse width	tCKE (MIN)	Greater of 3CK or 7.5ns	Greater of 3CK or 5.625ns	Greater of 3CK or 5.625ns	K Greater of 3CK or 5ns		X	
Command pass disable delay	tCPDED		MIN = 1;	MIN = 1; $MAX = n/a$			X	
Power-down entry to power-down exit timing	ф		MIN = ^t CKE (MIN); MAX = 9 * tREFI); MAX = 9 * tR	Ε.		X	
Begin power-down period prior to CKE registered HIGH	^t ANPD		ML	WL - 1CK			X	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of ^t A	Greater of ^t ANPD or ^t RFC - REFRESH command to CKE LOW time	RESH command	o CKE LOW tin		X	
Power-down exit period: ODT either synchronous or asynchronous	PDX		[‡] ANPD	tanpd + txpdlL			X	
	Powe	er-Down Entry	Power-Down Entry Minimum Timing					
ACTIVATE command to power-down entry	†ACTPDEN		MIM	V = 1		0	CK	
PRECHARGE/PRECHARGE ALL command to power-down entry	†PRPDEN		IIIM	MIN = 1			X	
REFRESH command to power-down entry	†REFPDEN		MI	MIN = 1			X	37
MRS command to power-down entry	tMRSPDEN		$MIN = ^{\dagger}N$	MIN = tMOD (MIN)			X	
READ/READ with auto precharge command to power-down entry	trdpden		MIN = F	MIN = RL + 4 + 1			X	
WRITE command to BL8 (OTF, MRS) power-down entry BC4OTF	tWRPDEN		MIN = WL + 4	$MIN = WL + 4 + {}^{t}WR/{}^{t}CK (AVG)$			X	
BC4MRS	tWRPDEN		MIN = WL + 2	$MIN = WL + 2 + {}^{t}WR/{}^{t}CK (AVG)$			X	



Table 55: Electrical Characteristics and AC Operating Conditions (Continued)

		DDR3-800	-800	DDR3	DDR3-1066	DDR3	DDR3-1333	DDR3-1600	-1600		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	Notes
WRITE with auto BL8 (OTF, MRS) precharge command to BC4OTF	tWRAP- DEN			M	N = WL +	MIN = WL + 4 + WR +	- 1			CK	
power-down entry BC4MRS	tWRAP- DEN			Σ	+ JW = NI	MIN = WL + 2 + WR + 1	- 1			CK	
_		Power	Down E	Power-Down Exit Timing	61						
DLL on, any valid command, or DLL off to commands not requiring locked DLL	tΧp	= NIM	greater MAX	MIN = greater of 3CK or 7.5ns; MAX = n/a	7.5ns;	N	= greater MAX	MIN = greater of 3CK or 6ns; $MAX = n/a$	r 6ns;	Y	
Precharge power-down with DLL off to commands requiring a locked DLL	†XPDLL		≅	N = great	er of 10C	MIN = greater of 10CK or 24ns; MAX = n/a	; MAX=	n/a		¥	28
			ODT Timing	ing					-		
R _™ synchronous turn-on delay	ODTLon				CWL + /	CWL + AL - 2CK				Y)	38
R _{TT} synchronous turn-off delay	ODTLoff				CWL + /	CWL + AL - 2CK				Y)	40
$R_{ extsf{TT}}$ turn-on from ODTL on reference	tAON	-400	400	-300	300	-250	250	-225	225	bs	23, 38
R_{TT} turn-off from ODTL off reference	tAOF	6.0	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous R _{TT} turn-on delay (power-down with DLL off)	[†] AONPD			_	MIN = 2; MAX = 8.	MAX = 8.5	10			ns	38
Asynchronous R _{TT} turn-off delay (power-down with DLL off)	^t AOFPD			_	MIN = 2; I	MIN = 2; MAX = 8.5				ns	40
ODT HIGH time with WRITE command and BL8	ОРТН8			_	VIIN = 6; I	MIN = 6; MAX = n/a	•			CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ОРТН4			_	MIN = 4; [MIN = 4; $MAX = n/a$				X	
		Dyna	mic OD	Dynamic ODT Timing							
R _{TT,nom} -to-R _{TT(WR)} change skew	ODTLcnw				- ML	WL - 2CK				CK	
RTT(WR)-to-RTT,nom change skew - BC4	ODTLcwn4				4CK + 0	4CK + ODTLoff				CK	
RTT(WR)-to-RTT,nom change skew - BL8	ODTLcwn8				6CK + 0	ODTLoff				CK	
R _{TT} dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	长	39
		Write	Levelin	Write Leveling Timing							
First DQS, DQS# rising edge	tWLMRD	40	I	40	I	40	I	40	I	CK	
DQS, DQS# delay	^t WLDQSEN	25	ı	25	I	25	I	25	I	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	325	I	245	I	195	I	165	I	bs	



Table 55: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table											
		DDR3	DDR3-800	DDR3	DDR3-1066	DDR3-1333	-1333	DDR3-1600	-1600		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Min	Min Max Unit Notes	Unit	Notes
Write leveling hold from rising DQS, DQS#	tWLH	325	ı	245	ı	195	ı	165	ı	sd	
crossing to rising CK, CK# crossing											
Write leveling output delay	tWLO	0	6	0	6	0	6	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	0	2	ns	



Notes:

- 1. AC timing parameters are valid from specified T_C MIN to T_C MAX values.
- 2. All voltages are referenced to V_{SS}.
- 3. Output timings are only valid for R_{ON34} output buffer selection.
- 4. The unit ^tCK (AVG) represents the actual ^tCK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and I_{DD} tests may use a V_{IL}-to-V_{IH} swing of up to 900mV in the test environment, but input timing is still referenced to V_{REF} (except ^tIS, ^tIH, ^tDS, and ^tDH use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between V_{IL(AC)} and V_{IH(AC)}.
- 6. All timings that use time-based values (ns, μs, ms) should use ^tCK (AVG) to determine the correct number of clocks (Table 55 (page 76) uses CK or ^tCK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
- 7. Strobe or DQS_{diff} refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is V_{DDQ}/2 for single-ended signals and the crossing point for differential signals (see Figure 29 (page 68)).
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's ^tCK (AVG) is the average clock over any 200 consecutive clocks and ^tCK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of [†]CK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below [†]CK (AVG) MIN.
- 12. The clock's ^tCH (AVG) and ^tCL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (^tJITper) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. ^tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. ^tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter ^tJITcc is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error t ERRnper, where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 18. ^tDS (base) and ^tDH (base) values are for a single-ended 1 V/ns slew rate DQs and 2 V/ns slew rate differential DQS, DQS#.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.



- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to V_{REF} when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual [†]JITper (larger of [†]JITper (MIN) or [†]JITper (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting [†]ERR10per (MAX): [†]DQSCK (MIN), [†]LZDQS (MIN), [†]LZDQ (MIN), and [†]AON (MIN). The following parameters are required to be derated by subtracting [†]ERR10per (MIN): [†]DQSCK (MAX), [†]HZ (MAX), [†]LZDQS (MAX), [†]LZDQ MAX, and [†]AON (MAX). The parameter [†]RPRE (MIN) is derated by subtracting [†]JITper (MAX), while [†]RPRE (MAX) is derated by subtracting [†]JITper (MIN).
- 24. The maximum preamble is bound by tLZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The ^tDQSCK (DLL_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by ^tHZDQS (MAX).
- 28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency ^tXPDLL, timing must be met.
- 29. ^tIS (base) and ^tIH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports ${}^{t}nPARAM$ (nCK) = RU(${}^{t}PARAM$ [ns]/ ${}^{t}CK[AVG]$ [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support ${}^{t}nRP$ (nCK) = RU(${}^{t}RP$ / ${}^{t}CK[AVG]$) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which ${}^{t}RP$ = 5ns, the device will support ${}^{t}nRP$ = RU(${}^{t}RP$ / ${}^{t}CK[AVG]$) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until ^tRAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for ^tWR.
- 34. The start of the write recovery time is defined as follows:
 - For BL8 (fixed by MRS or OTF): Rising clock edge four clock cycles after WL
 - For BC4 (OTF): Rising clock edge four clock cycles after WL
 - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when T_C is less than or equal to 85°C. This equates to an average refresh rate of 7.8125 μ s. However, nine REFRESH commands should be asserted at least once every 70.3 μ s. When T_C is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when



- ^tREFPDEN (MIN) is satisfied, there are cases where additional time such as ^tXPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 21 (page 54). Designs that were created prior to JEDEC tightening the maximum limit from 9ns to 8.5ns will be allowed to have a 9ns maximum.
- 39. Half-clock output parameters must be derated by the actual ^tERR10per and ^tJITdty when input clock jitter is present. This results in each parameter becoming larger. The parameters ^tADC (MIN) and ^tAOF (MIN) are each required to be derated by subtracting both ^tERR10per (MAX) and ^tJITdty (MAX). The parameters ^tADC (MAX) and ^tAOF (MAX) are required to be derated by subtracting both ^tERR10per (MAX) and ^tJITdty (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 22 (page 57). This output load is used for ODT timings (see Figure 29 (page 68)).
- 41. Pulse width of a input signal is defined as the width between the first crossing of V_{REF(DC)} and the consecutive crossing of V_{REF(DC)}.
- 42. Should the clock rate be larger than ^tRFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by a PRECHARGE ALL command.
- 43. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in a reduction of REFRESH characteristics or product lifetime.
- 44. When two $V_{IH(AC)}$ values (and two corresponding $V_{IL(AC)}$ values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one $V_{IH(AC)}$ value may be used for address/command inputs and the other $V_{IH(AC)}$ value may be used for data inputs.

For example, for DDR3-800, two input AC levels are defined: $V_{IH(AC175),min}$ and $V_{IH(AC150),min}$ (corresponding $V_{IL(AC175),min}$ and $V_{IL(AC150),min}$). For DDR3-800, the address/command inputs must use either $V_{IH(AC175),min}$ with ${}^tIS(AC175)$ of 200ps or $V_{IH(AC150),min}$ with ${}^tIS(AC150)$ of 350ps; independently, the data inputs must use either $V_{IH(AC175),min}$ with ${}^tDS(AC175)$ of 75ps or $V_{IH(AC150),min}$ with ${}^tDS(AC150)$ of 125ps.



Electrical Characteristics and AC Operating Conditions

Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions

			DDR3	DDR3-1866	DDR3-2133	-2133		
Parameter		Symbol	Min	Max	Min	Мах	Unit	Notes
			Clock Timing	guir				
Clock period average:	$T_C = 0^{\circ}C$ to 85°C	ţ	8	7800	8	7800	ns	9, 42
DLL disable mode	$T_{C} = >85^{\circ}C$ to 95°C	(DLL_DIS)	8	3900	8	3900	ns	42
Clock period average: DLL enable mode	LL enable mode	tCK (AVG)	See S	See Speed Bin Tables (page 71) for ^t CK range allowed ns	ige 71) for ^t CK ran	ge allowed ns		10, 11
High pulse width average	ge	tCH (AVG)	0.47	0.53	0.47	0.53	ð	12
Low pulse width average	el	tCL (AVG)	0.47	0.53	0.47	0.53	ð	12
Clock period jitter	DLL locked	^t JITper	09-	09	-50	50	sd	13
	DLL locking	^t JITper,lck	-50	20	-40	40	sd	13
Clock absolute period		tCK (ABS)		MIN = t	MIN = tCK (AVG) MIN +			
				tJITpe	^t JITper MIN; MAX =			
				, tCK (tck (AVG) MAX +			
				יותי	^t JITper MAX ps			
Clock absolute high pulse width	se width	tCH (ABS)	0.43	1	0.43	1	† CK	14
							(AVG)	
Clock absolute low pulse width	e width	tCL (ABS)	0.43	-	0.43	ı	ţ	15
							(AVG)	
Cycle-to-cycle jitter	DLL locked	tJITcc	17	120	120	07	sd	16
	DLL locking	†JITcc,lck	10	100	100	00	sd	16

Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

			DDR3	DDR3-1866	DDR3	DDR3-2133		
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Cumulative error across	2 cycles	teRR2per	-88	88	-74	74	sd	17
	3 cycles	tERR3per	-105	105	-87	87	sd	17
	4 cycles	teRR4per	-117	117	-97	97	sd	17
	5 cycles	teRR5per	-126	126	-105	105	sd	17
	6 cycles	^t ERR6per	-133	133	-111	111	bs	17
	7 cycles	teRR7per	-139	139	-116	116	sd	17
	8 cycles	teRR8per	-145	145	-121	121	sd	17
	9 cycles	teRR9per	-150	150	-125	125	sd	17
	10 cycles	terr10per	-154	154	-128	128	bs	17
	11 cycles	terr11per	-158	158	-132	132	sd	17
	12 cycles	terr12per	-161	161	-134	134	sd	17
	$n = 13, 14 \dots 49, 50$	^t ERR <i>n</i> per		t ERR n per MIN = (1	t ERR n per MIN = (1 + 0.68 $\ln[n]$) × t JITper MIN	per MIN		17
	cycles		7	ERR n per MAX = (1	t ERR n per MAX = (1 + 0.68 $ n[n]$) × t JITper MAX	per MAX		
					bs			
			DQ Input Timing	iming				
Data setup time to DQS, DQS#	Base (specification) @ 2 V/ns	^t DS (AC135)	89	I	53	I	bs	18, 19
	V _{REF} @ 2 V/ns		135	1	120.5	1	sd	19, 20
Data hold time from DQS, DQS#	Base (specification) @ 2 V/ns	^t DH (DC100)	70	1	55	I	sd	18, 19
	V _{REF} @ 2 V/ns		120	I	105	1	sd	19, 20
Minimum data pulse width	dth	tDIPW	320	I	280	I	sd	41
			DQ Output Timing	Fiming				
DQS, DQS# to DQ skew, per access	per access	tDQSQ	ı	85	ı	75	sd	
DQ output hold time from DQS, DQS#	om DQS, DQS#	ф	0.38	I	0.38	I	tCK (AVG)	21
DQ Low-Z time from CK,	, CK#	tLZDQ	-390	195	-360	180	sd	22, 23
DQ High-Z time from CK, CK#	(, CK#	∂DZH ₁	1	195	_	180	sd	22, 23
			DQ Strobe Input Timing	ut Timing				
DQS, DQS# rising to CK, CK# rising	CK# rising	tDQSS	-0.27	0.27	-0.27	0.27	Y	25



Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

		DDR3	DDR3-1866	DDR3	DDR3-2133		
Parameter	Symbol	Min	Мах	Min	Мах	Unit	Notes
DQS, DQS# differential input low pulse width	[†] DQSL	0.45	0.55	0.45	0.55	ð	
DQS, DQS# differential input high pulse width	нѕод,	0.45	0.55	0.45	0.55	A	
DQS, DQS# falling setup to CK, CK# rising	tDSS	0.18	I	0.18	I	ð	25
DQS, DQS# falling hold from CK, CK# rising	[‡] DSH	0.18	I	0.18	_	CK	25
DQS, DQS# differential WRITE preamble	tWPRE	6.0	ı	6:0	I	ð	
DQS, DQS# differential WRITE postamble	tWPST	0.3	I	0.3	I	Ŋ	
		DQ Strobe Output Timing	out Timing				
DQS, DQS# rising to/from rising CK, CK#	^t DQSCK	-195	195	-180	180	sd	23
DQS, DQS# rising to/from rising CK, CK#	^t DQSCK	-	10	-	10	su	76
when DLL is disabled	(DLL_DIS)						
DQS, DQS# differential output high time	tQSH	0.40	I	0.40	I	Y	21
DQS, DQS# differential output low time	†QSL	0.40	ı	0.40	I	ð	21
DQS, DQS# Low-Z time (RL - 1)	tLZDQS	-390	195	-360	180	bs	22, 23
DQS, DQS# High-Z time (RL + BL/2)	tHZDQS	1	195	I	180	sd	22, 23
DQS, DQS# differential READ preamble	tRPRE	6.0	Note 24	6:0	Note 24	ð	23, 24
DQS, DQS# differential READ postamble	tRPST	0.3	Note 27	0.3	Note 27	ð	23, 27
	Ö	Command and Address Timing	ldress Timing				
DLL locking time	[‡] DLLK	512	I	512	Ι	CK	28
CTRL, CMD, ADDR Base (specification) setup to CK,CK#	^t IS (AC135)	99	I	09	I	sd	29, 30, 44
V _{REF} @ 1 V/ns		200	ı	195	I	sd	20, 30
CTRL, CMD, ADDR Base (specification) setup to CK,CK#	^t IS (AC125)	150	I	135	I	sd	29, 30, 44
V _{REF} @ 1 V/ns		275	I	260	I	bs	20, 30
CTRL, CMD, ADDR hold Base (specification)	tlH	100	I	95	_	sd	29, 30
from CK,CK# V _{REF} @ 1 V/ns	(DC100)	200	ı	195	I	sd	20, 30
Minimum CTRL, CMD, ADDR pulse width	tIPW	535	I	470	I	sd	41
ACTIVATE to internal READ or WRITE delay	tRCD	S	See Speed Bin Tables (page 71) for ^t RCD	s (page 71) for ^t RC	D	ns	31
PRECHARGE command period	tRP		See Speed Bin Tables (page 71) for ^t RP	es (page 71) for ^t R	d	ns	31
ACTIVATE-to-PRECHARGE command period	tRAS	Š	See Speed Bin Tables (page 71) for ^t RAS	s (page 71) for ^t RA	S	ns	31, 32



Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

(:-								
			DDK3	DDR3-1866	DDR3-2133	133		
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
ACTIVATE-to-ACTIVATE command period	command period	tRC	S	ee Speed Bin Table	See Speed Bin Tables (page 71) for ^t RC		su	31, 43
ACTIVATE-to-ACTIVATE	1KB page size	tRRD		MIN = greater of 4CK or 5ns	of 4CK or 5ns		Y	31
minimum command period	2KB page size			MIN = greater of 4CK or 6ns	of 4CK or 6ns		S	31
Four ACTIVATE	1KB page size	tFAW	27	I	25	ı	ns	31
windows	2KB page size		35	I	35	ı	ns	31
Write recovery time		tWR		MIN = 15ns; MAX = n/a	MAX = n/a		ns	31, 32, 33
Delay from start of internal WRITE transaction to internal READ command	nal WRITE transac- mmand	tWTR	NIM		= greater of 4CK or 7.5ns; MAX = n/a	_	X	31, 34
READ-to-PRECHARGE time	ne	tRTP	MIM	II	greater of 4CK or 7.5ns; $MAX = n/a$		Y	31, 32
CAS#-to-CAS# command delay	delay	tCCD		MIN = 4CK; $MAX = n/a$	MAX = n/a		ð	
Auto precharge write recovery + precharge time	covery + precharge	tDAL	2	$MIN = WR + {}^{t}RP/{}^{t}CK (AVG)$; $MAX = n/a$	(AVG); MAX = n/a		X	
MODE REGISTER SET command cycle time	nmand cycle time	tMRD		MIN = $4CK$; MAX = n/a	MAX = n/a		CK	
MODE REGISTER SET command update delay	nmand update delay	tMOD	M	N = greater of 12Cl	MIN = greater of 12CK or 15ns; MAX = n/a		Y	
MULTIPURPOSE REGISTER READ burst end to mode register set for multipurpose register exit	R READ burst end to ultipurpose register	tMPRR		MIN = 1CK; MAX = n/a	MAX = n/a		X	
			Calibration Timing	Timing				
ZQCL command: Long calibration time	POWER-UP and RE- SET operation	^t ZQinit		MIN = n/a $MAX = max(512nC)$	MIN = n/a = max(512nCK, 640ns)		CK	
	Normal operation	^t ZQoper		MIN = n/a $MAX = max(256nCK,$	= n/a 56nCK, 320ns)		S	
ZQCS command: Short calibration time	alibration time		MA	MIN = n/a MAX = max(64nCK, 80ns) ¹ZQCS	ns) ^t ZQCS		CK	
		Ini	Initialization and Reset Timing	Reset Timing				
Exit reset from CKE HIGH to a valid command	H to a valid command	tXPR	= NIM	egreater of 5CK or	MIN = greater of 5CK or ${}^{t}RFC+10ns;$ MAX = n/a	n/a	CK	
Begin power supply ramp to power supplies stable	p to power supplies	tVDDPR		MIN = n/a; MAX = 200	MAX = 200		ms	
RESET# LOW to power supplies stable	upplies stable	tRPS		MIN = 0; $MAX = 200$	1AX = 200		sw	
RESET# LOW to I/O and R_{TT} High-Z	R _{⊤⊤} High-Z	tlOZ		MIN = n/a ; MAX = 20	MAX = 20		ns	35



Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

		DDR3-1866	DDR3-2133	2133		
Parameter	Symbol	Min Max	Min	Мах	Unit	Notes
		Refresh Timing				
REFRESH-to-ACTIVATE or REFRESH	tRFC – 1Gb	MIN = 110; $MAX = 70,200$	1AX = 70,200		ns	
command period	tRFC – 2Gb	MIN = 160; N	MIN = 160; $MAX = 70,200$		ns	
	tRFC – 4Gb	MIN = 260; N	MIN = 260; MAX = 70,200		ns	
	tRFC – 8Gb	MIN = 350; N	350; MAX = 70,200		ns	
Maximum refresh $T_C \le 85^{\circ}C$	ı	(1X)	1X)		ms	36
period $T_C > 85^{\circ}C$		32 (2X)	2X)		ms	36
Maximum average T _C ≤ 85°C	tREFI	7.8 (64ms/8192)	1s/8192)		hs	36
periodic refresh $T_C > 85^{\circ}C$		3.9 (32ms/8192)	1s/8192)		hs	36
		Self Refresh Timing				
Exit self refresh to commands not requiring a locked DLL	tXS	MIN = greater of 5CK or ^t RFC + 10ns; MAX = n/a	^t RFC + 10ns; MAX =	= n/a	¥	
Exit self refresh to commands requiring a locked DLL	TTGSX ₁	$MIN = {}^{t}DLLK (M)$ $MAX = N/a$	MIN = ^t DLLK (MIN); MAX = n/a		ð	28
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	tCKESR	MIN = ^t CKE (MIN)	$MIN = {}^{t}CKE (MIN) + CK; MAX = n/a$		CK	
Valid clocks after self refresh entry or powerdown entry	tCKSRE	MIN = greater of 5CK or 10ns; MAX = n/a	< or 10ns; MAX = n/	es.	Y	
Valid clocks before self refresh exit, power-down exit, or reset exit	^t CKSRX	MIN = greater of 5CK or 10ns; $MAX = n/a$	or 10ns; MAX = n/a	G.	¥	
		Power-Down Timing				
CKE MIN pulse width	tCKE (MIN)	Greater of	Greater of 3CK or 5ns		CK	
Command pass disable delay	tCPDED	MIN = 2; $MAX = n'$	MIN = 2; MAX = n/a		CK	
Power-down entry to power-down exit timing	τРД	$MIN = {}^{t}CKE (MIN)$ $MAX = 9 * tREFI$	$MIN = {}^{+}CKE (MIN);$ MAX = 9 * tREFI		CK	
Begin power-down period prior to CKE registered HIGH	[†] ANPD	- ML	WL - 1CK		Y)	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of ^t ANPD or ^t RFC - REFRESH command to CKE LOW time	ESH command to Ck	(E LOW time	ð	
Power-down exit period: ODT either synchronous or asynchronous	PDX	TANPD+ **	· tXPDLL		X	



Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

				((()				
			DDK3	DDR3-1866	DDR3-2133	2133		
Parameter		Symbol	Min	Мах	Min	Max	Unit	Notes
		Pow	Power-Down Entry Minimum Timing	linimum Timing				
ACTIVATE command to power-down entry	power-down entry	tACTPDEN		= NIN	I = 2		CK	
PRECHARGE/PRECHARGE ALL command to power-down entry	E ALL command to	†PRPDEN		MIM	MIN = 2		CK	
REFRESH command to power-down entry	ower-down entry	†REFPDEN		MIM	MIN = 2		Y)	37
MRS command to power-down entry	r-down entry	^t MRSPDEN		MIN = tM	MIN = tMOD (MIN)		Y)	
READ/READ with auto precharge command to power-down entry	recharge command	tRDPDEN		MIN = RI	MIN = RL + 4 + 1		Y	
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	tWRPDEN		MIN = V tWR/tCk	$MIN = WL + 4 +$ $t_{WR}/t_{CK} (AVG)$		Y	
	BC4MRS	tWRPDEN		MIN = V tWR/tCk	MIN = WL + 2 + tWR/tCK (AVG)		Ŋ	
WRITE with auto pre- charge command to	BL8 (OTF, MRS) BC4OTF	tWRAP- DEN		MIN = WL +	MIN = WL + 4 + WR + 1		Y	
power-down entry	BC4MRS	tWRAP- DEN		MIN = WL + 2 + WR + 1	. 2 + WR + 1		Ŋ	
			Power-Down Exit Timing	xit Timing				
DLL on, any valid command, or DLL off to commands not requiring locked DLL	and, or DLL off to g locked DLL	tХР		MIN = greater MAX	MIN = greater of 3CK or 6ns; MAX = n/a		Ϋ́	
Precharge power-down with DLL off to commands requiring a locked DLL	with DLL off to ocked DLL	†XPDLL	MI	N = greater of 10C	MIN = greater of 10CK or 24ns; $MAX = n/a$	ı/a	CK	28
			ODT Timing	ing				
R _™ synchronous turn-on delay	n delay	ODTL on		CWL + ₽	CWL + AL - 2CK		CK	38
R _™ synchronous turn-off delay	f delay	ODTL off		CWL + A	CWL + AL - 2CK		CK	40
R_{TT} turn-on from ODTL on reference	on reference	tAON	-195	195	-180	180	ps	23, 38
R_{TT} turn-off from ODTL off reference	off reference	tAOF	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous R_{TT} turn-on delay (power-down with DLL off)	on delay off)	tAONPD		MIN = 2; N	MIN = 2; MAX = 8.5		ns	38
Asynchronous R _{TT} turn-off delay (power-down with DLL off)	off delay off)	tAOFPD		MIN = 2; N	= 2; MAX = 8.5		su	40
ODT HIGH time with WRITE command and BL8	RITE command and	ООТН8		MIN = 6; N	MIN = 6; MAX = n/a		8	

Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

able	
e entire t	
ply to the	
lotes 1-8 ap	
_	

		DDR3	DDR3-1866	DDR3	DDR3-2133		
Parameter	Symbol	Min	Мах	Min	Мах	Unit	Notes
ODT HIGH time without WRITE command or	ОДТН4		MIN = 4; N	MIN = 4; $MAX = n/a$		¥	
with WRITE command and BC4							
		Dynamic ODT Timing	Timing				
R _{Tr,nom} -to-R _{TT(WR)} change skew	ODTLcnw		WL - 2CK	2CK		Y	
R _{П(WR)} -to-R _{П,nom} change skew - BC4	ODTLcwn4		4CK + ODTLoff	DTLoff		CK	
R _{П(WR)} -to-R _{П,nom} change skew - BL8	ODTLcwn8		9 + O	6CK + ODTLoff		Y	
R_TT dynamic change skew	tADC	0.3	2.0	0.3	0.7	Y	39
		Write Leveling Timing	g Timing				
First DQS, DQS# rising edge	tWLMRD	40	I	40	I	CK	
DQS, DQS# delay	tWLDQSEN	25	I	25	ı	상	
Write leveling setup from rising CK, CK#	\$TM\	140	I	125	I	sd	
crossing to rising DQS, DQS# crossing							
Write leveling hold from rising DQS, DQS#	HJW₁	140	I	125	I	bs	
crossing to rising CK, CK# crossing							
Write leveling output delay	¢WLO	0	7.5	0	7	ns	
Write leveling output error	tWLOE	0	2	0	2	ns	



Notes:

- 1. AC timing parameters are valid from specified T_C MIN to T_C MAX values.
- 2. All voltages are referenced to V_{SS}.
- 3. Output timings are only valid for R_{ON34} output buffer selection.
- 4. The unit ^tCK (AVG) represents the actual ^tCK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and I_{DD} tests may use a V_{IL}-to-V_{IH} swing of up to 900mV in the test environment, but input timing is still referenced to V_{REF} (except ^tIS, ^tIH, ^tDS, and ^tDH use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs (DQs are at 2V/ns for DDR3-1866 and DDR3-2133) and 2 V/ns for differential inputs in the range between V_{IL(AC)} and V_{IH(AC)}.
- 6. All timings that use time-based values (ns, μs, ms) should use ^tCK (AVG) to determine the correct number of clocks (Table 56 (page 86) uses CK or ^tCK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
- 7. Strobe or DQSdiff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- This output load is used for all AC timing (except ODT reference timing) and slew rates.
 The actual test load may be different. The output signal voltage reference point is
 V_{DDQ}/2 for single-ended signals and the crossing point for differential signals (see Figure 29 (page 68)).
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's ^tCK (AVG) is the average clock over any 200 consecutive clocks and ^tCK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of ^tCK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below ^tCK (AVG) MIN.
- 12. The clock's ^tCH (AVG) and ^tCL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (^tJITper) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. ^tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. ^tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter ^tJITcc is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error t ERRnper, where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 18. ^tDS (base) and ^tDH (base) values are for a single-ended 1 V/ns slew rate DQs (DQs are at 2V/ns for DDR3-1866 and DDR3-2133) and 2 V/ns slew rate differential DQS, DQS#.



- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to V_{REF} when the slew rate is 1 V/ns (DQs are at 2V/ns for DDR3-1866 and DDR3-2133). These values, with a slew rate of 1 V/ns (DQs are at 2V/ns for DDR3-1866 and DDR3-2133), are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual [†]JITper (larger of [†]JITper (MIN) or [†]JITper (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting ^tERR10per (MAX): ^tDQSCK (MIN), ^tLZDQS (MIN), ^tLZDQ (MIN), and ^tAON (MIN). The following parameters are required to be derated by subtracting ^tERR10per (MIN): ^tDQSCK (MAX), ^tHZ (MAX), ^tLZDQS (MAX), and ^tAON (MAX). The parameter ^tRPRE (MIN) is derated by subtracting ^tJITper (MAX), while ^tRPRE (MAX) is derated by subtracting ^tJITper (MIN).
- 24. The maximum preamble is bound by ^tLZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The ^tDQSCK (DLL_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by ^tHZDQS (MAX).
- 28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency ^tXPDLL, timing must be met.
- 29. ^tIS (base) and ^tIH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports ^tnPARAM (nCK) = RU(^tPARAM [ns]/^tCK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support ^tnRP (nCK) = RU(^tRP/^tCK[AVG]) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which ^tRP = 5ns, the device will support ^tnRP = RU(^tRP/^tCK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until ^tRAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 5CK or 15ns is satisfied for ^tWR.
- 34. The start of the write recovery time is defined as follows:
 - For BL8 (fixed by MRS or OTF): Rising clock edge four clock cycles after WL
 - For BC4 (OTF): Rising clock edge four clock cycles after WL
 - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.



- 36. The refresh period is 64ms when T_C is less than or equal to 85°C. This equates to an average refresh rate of 7.8125 μ s. However, nine REFRESH commands should be asserted at least once every 70.3 μ s. When T_C is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when ^tREFPDEN (MIN) is satisfied, there are cases where additional time such as ^tXPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 21 (page 54). Designs that were created prior to JEDEC tightening the maximum limit from 9ns to 8.5ns will be allowed to have a 9ns maximum.
- 39. Half-clock output parameters must be derated by the actual ^tERR10per and ^tJITdty when input clock jitter is present. This results in each parameter becoming larger. The parameters ^tADC (MIN) and ^tAOF (MIN) are each required to be derated by subtracting both ^tERR10per (MAX) and ^tJITdty (MAX). The parameters ^tADC (MAX) and ^tAOF (MAX) are required to be derated by subtracting both ^tERR10per (MAX) and ^tJITdty (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 22 (page 57). This output load is used for ODT timings (see Figure 29 (page 68)).
- 41. Pulse width of a input signal is defined as the width between the first crossing of V_{REF(DC)}.
- 42. Should the clock rate be larger than ^tRFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by a PRECHARGE ALL command.
- 43. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in a reduction of REFRESH characteristics or product lifetime.
- 44. When two $V_{IH(AC)}$ values (and two corresponding $V_{IL(AC)}$ values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one $V_{IH(AC)}$ value may be used for address/command inputs and the other $V_{IH(AC)}$ value may be used for data inputs.

For example, for DDR3-800, two input AC levels are defined: $V_{IH(AC175),min}$ and $V_{IH(AC150),min}$ (corresponding $V_{IL(AC175),min}$ and $V_{IL(AC150),min}$). For DDR3-800, the address/command inputs must use either $V_{IH(AC175),min}$ with ${}^tIS(AC175)$ of 200ps or $V_{IH(AC150),min}$ with ${}^tIS(AC150)$ of 350ps; independently, the data inputs must use either $V_{IH(AC175),min}$ with ${}^tDS(AC175)$ of 75ps or $V_{IH(AC150),min}$ with ${}^tDS(AC150)$ of 125ps.



Command and Address Setup, Hold, and Derating

The total ^tIS (setup time) and ^tIH (hold time) required is calculated by adding the data sheet ^tIS (base) and ^tIH (base) values (see Table 57; values come from Table 55 (page 76)) to the Δ^t IS and Δ^t IH derating values (see Table 58 (page 97) and Table 59 (page 97)), respectively. Example: ^tIS (total setup time) = ^tIS (base) + Δ^t IS. For a valid transition, the input signal has to remain above/below $V_{IH(AC)}/V_{IL(AC)}$ for some time ^tVAC (see Table 59 (page 97)).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached $V_{\rm IH(AC)}/V_{\rm IL(AC)}$ at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach $V_{\rm IH(AC)}/V_{\rm IL(AC)}$ (see Figure 13 (page 47) for input signal requirements). For slew rates that fall between the values listed in Table 59 (page 97) and Table 62 (page 99), the derating values may be obtained by linear interpolation.

Setup (${}^{t}IS$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. Setup (${}^{t}IS$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$. If the actual signal is always earlier than the nominal slew rate line between the shaded $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 32 (page 100)). If the actual signal is later than the nominal slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 34 (page 102)).

Hold (${}^{t}IH$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. Hold (${}^{t}IH$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the nominal slew rate for derating value (see Figure 33 (page 101)). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to the $V_{REF(DC)}$ level is used for derating value (see Figure 35 (page 103)).

Table 57: Command and Address Setup and Hold Values Referenced - AC/DC-Based

Symbol	800	1066	1333	1600	1866	2133	Unit	Reference
^t IS(base, AC175)	200	125	65	45	_	-	ps	$V_{IH(AC)}/V_{IL(AC)}$
^t IS(base, AC150)	350	275	190	170	_	-	ps	V _{IH(AC)} /V _{IL(AC)}
^t IS(base, AC135)	-	_	_	_	65	60	ps	V _{IH(AC)} /V _{IL(AC)}
^t IS(base, AC125)	-	_	_	_	150	135	ps	V _{IH(AC)} /V _{IL(AC)}
^t IH(base, DC100)	275	200	140	120	100	95	ps	V _{IH(DC)} /V _{IL(DC)}



Table 58: Derating Values for tIS/tIH - AC175/DC100-Based

		AC	175 Th			tIH De (AC) = V	_					₎ - 175ı	mV			
CMD/						CK,	CK# E	Differe	ntial S	lew Ra	ite					
ADDR Slew Rate	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
V/ns	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IH	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH
2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10

Table 59: Derating Values for tIS/tIH - AC150/DC100-Based

		AC	150 Th			^t IH De _(AC) = V	_	_				₎ - 150ı	mV			
CMD/ ADDR	4.0			.,,						lew Ra			4.5.1		4.01	.,,
Slew Rate V/ns	4.0 \ Δ ^t IS	V/ns Δ ^t IH	3.0 Δ ^t IS	V/ns Δ ^t IH	2.0 Δ ^t IS	V/ns Δ ^t IH	1.8 Δ ^t IS	V/ns Δ ^t IH	1.6 Δ ^t IS	V/ns Δ ^t IH	1.4 Δ ^t IH	V/ns Δ ^t IH	1.2 Δ ^t IS	V/ns Δ ^t IH	1.0 Δ ^t IS	V/ns Δ ^t IH
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10



Table 60: Derating Values for tIS/tIH - AC135/DC100-Based

		AC	135 Th			^t IH De _(AC) = V	_					₎ - 135ı	mV			
CMD/						CK,	CK# E	Differe	ntial S	lew Ra	ite					
ADDR Slew Rate	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
V/ns	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IH	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH
2.0	68	50	68	50	68	50	76	58	84	66	92	74	100	84	108	100
1.5	45	34	45	34	45	34	53	42	61	50	69	58	77	68	85	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-4	2	-4	2	-4	10	4	18	12	26	20	34	30	42	46
0.8	3	-10	3	-10	3	-10	11	-2	19	6	27	14	35	24	43	40
0.7	6	-16	6	-16	6	-16	14	-8	22	0	30	8	38	18	46	34
0.6	9	-26	9	-26	9	-26	17	-18	25	-10	33	-2	41	8	49	24
0.5	5	-40	5	-40	5	-40	13	-32	21	-24	29	-16	37	-6	45	10
0.4	-3	-60	-3	-60	-3	-60	6	-52	14	-44	22	-36	30	-26	38	-10

Table 61: Derating Values for tIS/tIH - AC125/DC100-Based

	Δ^{t} IS, Δ^{t} IH Derating (ps) – AC/DC-Based AC125 Threshold: $V_{IH(AC)} = V_{REF(DC)} + 125mV$, $V_{IL(AC)} = V_{REF(DC)} - 125mV$															
CMD/ ADDR	CK, CK# Differential Slew Rate 4.0 V/ns															
Slew Rate																
V/ns	Δ ^t IS	Δ ^t IH	Δ ^t IS	Δ ^t IH	Δ ^t IS	ΔtIH	Δ ^t IS	ΔtIH	Δ ^t IS	ΔtIH	Δ ^t IH	ΔtIH	Δ ^t IS	ΔtIH	Δ ^t IS	ΔtIH
2.0	63	50	63	50	63	50	71	58	79	66	87	74	95	84	103	100
1.5	42	34	42	34	42	34	50	42	58	50	66	58	74	68	82	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	4	-4	4	-4	4	-4	12	4	20	12	28	20	36	30	44	46
0.8	6	-10	6	-10	6	-10	14	-2	22	6	30	14	38	24	45	40
0.7	11	-16	11	-16	11	-16	19	-8	27	0	35	8	43	18	51	34
0.6	16	-26	16	-26	16	-26	24	-18	32	-10	40	-2	48	8	56	24
0.5	15	-40	15	-40	15	-40	23	-32	31	-24	39	-16	47	-6	55	10
0.4	13	-60	13	-60	13	-60	21	-52	29	-44	37	-36	45	-26	53	-10




Table 62: Minimum Required Time ^tVAC Above V_{IH(AC)} or Below V_{IL(AC)} for Valid Transition

Slew Rate (V/ns)	^t VAC at 175mV (ps)	^t VAC at 150mV (ps)	^t VAC at 135mV (ps)	^t VAC at 125mV (ps)
>2.0	75	175	168	173
2.0	57	170	168	173
1.5	50	167	145	152
1.0	38	130	100	110
0.9	34	113	85	96
0.8	29	93	66	79
0.7	22	66	42	56
0.6	Note 1	30	10	27
0.5	Note 1	Note 1	Note 1	Note 1
<0.5	Note 1	Note 1	Note 1	Note 1

Note: 1. Rising input signal shall become equal to or greater than VIH(ac) level and Falling input signal shall become equal to or less than VIL(ac) level.




Figure 32: Nominal Slew Rate and ^tVAC for ^tIS (Command and Address - Clock)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 33: Nominal Slew Rate for ^tIH (Command and Address - Clock)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 34: Tangent Line for ^tIS (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.



Figure 35: Tangent Line for ^tIH (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.



Data Setup, Hold, and Derating

The total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS (base) and tDH (base) values (see Table 63 (page 104); values come from Table 55 (page 76)) to the Δ^tDS and Δ^tDH derating values (see Table 64 (page 105)), respectively. Example: tDS (total setup time) = tDS (base) + Δ^tDS . For a valid transition, the input signal has to remain above/below $V_{IH(AC)}/V_{IL(AC)}$ for some time tVAC (see Table 68 (page 108)).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached $V_{\rm IH(AC)}/V_{\rm IL(AC)}$) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach $V_{\rm IH}/V_{\rm IL(AC)}$. For slew rates that fall between the values listed in Table 65 (page 105), the derating values may obtained by linear interpolation.

Setup (${}^{t}DS$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. Setup (${}^{t}DS$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$. If the actual signal is always earlier than the nominal slew rate line between the shaded $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 36 (page 109)). If the actual signal is later than the nominal slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 38 (page 111)).

Hold (${}^{t}DH$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. Hold (${}^{t}DH$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the nominal slew rate for derating value (see Figure 37 (page 110)). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$ region is used for derating value (see Figure 39 (page 112)).

Table 63: DDR3 Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) - AC/DC-Based

Symbol	800	1066	1333	1600	1866	2133	Unit	Reference
^t DS (base) AC175	75	25	_	-	_	_	ps	$V_{IH(AC)}/V_{IL(AC)}$
^t DS (base) AC150	125	75	30	10	_	_	ps	V _{IH(AC)} /V _{IL(AC)}
^t DS (base) AC135	165	115	60	40	68	53	ps	V _{IH(AC)} /V _{IL(AC)}
^t DH (base) DC100	150	100	65	45	70	55	ps	V _{IH(DC)} /V _{IL(DC)}
Slew Rate Referenced	1	1	1	1	2	2	V/ns	



Table 64: Derating Values for ^tDS/^tDH - AC175/DC100-Based

Shaded cells indicate slew rate combinations not supported

	Δ ^t DS, Δ ^t DH Derating (ps) – AC/DC-Based															
		DQS, DQS# Differential Slew Rate														
DQ Slew	4.0	V/ns	3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
Rate V/ns	Δ ^t DS	$\Delta^{t}DH$	Δ ^t DS	$\Delta^{t}DH$	Δ^{t} DS	$\Delta^{t}DH$	Δ ^t DS	$\Delta^{t}DH$	Δ ^t DS	$\Delta^{t}DH$	Δ^{t} DS	$\Delta^{t}DH$	Δ^{t} DS	$\Delta^{t}DH$	Δ^{t} DS	∆ ^t DH
2.0	88	50	88	50	88	50										
1.5	59	34	59	34	59	34	67	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-2	-4	-2	-4	6	4	14	12	22	20				
0.8					-6	-10	2	-2	10	6	18	14	26	24		
0.7							-3	-8	5	0	13	8	21	18	29	34
0.6									-1	-10	7	-2	15	8	23	24
0.5											-11	-16	-2	-6	5	10
0.4													-30	-26	-22	-10

Table 65: Derating Values for ^tDS/^tDH - AC150/DC100-Based

Shaded cells indicate slew rate combinations not supported

	Δ^{t} DS, Δ^{t} DH Derating (ps) – AC/DC-Based															
						DQS	, DQS#	Diffe	rential	Slew	Rate					
DQ Slew	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8	V/ns	1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
Rate V/ns	Δ ^t DS	$\Delta^{t}DH$	Δ ^t DS	$\Delta^{t}DH$	Δ^{t} DS	$\Delta^{t}DH$										
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	-4	0	-4	8	4	16	12	24	20				
0.8					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10



Table 66: Derating Values for ^tDS/^tDH - AC135/DC100-Based at 1V/ns

Shaded cells indicate slew rate combinations not supported

Shaded cens i	Δ^{t} DS, Δ^{t} DH Derating (ps) – AC/DC-Based															
						DQS	, DQS#	Diffe	rential	Slew	Rate					
DQ Slew	4.0	V/ns	3.0 V/ns		2.0 V/ns		1.8	V/ns	1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
Rate V/ns	Δ ^t DS	$\Delta^{t}DH$	$\Delta^{t}DS$	$\Delta^{t}DH$	Δ^t DS	$\Delta^t DH$	Δ^t DS	Δ^t DH	Δ^{t} DS	$\Delta^{t}DH$	Δ^{t} DS	Δ^t DH	Δ^t DS	$\Delta^t DH$	Δ^{t} DS	$\Delta^{t}DH$
2.0	68	50	68	50	68	50										
1.5	45	34	45	34	45	34	53	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	-4	2	-4	10	4	18	12	26	20				
0.8					3	-10	11	-2	19	6	27	14	35	24		
0.7							14	-8	22	0	30	8	38	18	46	34
0.6									25	-19	33	-2	41	8	49	24
0.5											29	-16	37	-6	45	-10
0.4													30	26	38	-10



Table 67: Derating Values for ^tDS/^tDH – AC135/DC100-Based at 2V/ns

Shaded cells indicate slew rate combinations not supported

		//ns	δ to DH										-17	-27	-40	09-
		1.0 V/ns	Δ tDS										-21	-19	-23	-30
		1.2 V/ns	Δ to									-26	-33	-43	-56	9/-
		1.2	∆ tDS									-32	-29	-27	-31	-38
		1.4 V/ns	∆ tDH								-30	96–	-43	-53	99–	
		1.4	∆ tDS								-42	-40	-37	-35	-39	
		1.6 V/ns	∆ *D#							-34	-38	-40	-51	-61		
		1.6	∆ tos							-52	-50	-48	-45	-43		
p	е	1.8 V/ns	Δ P TOH						-19	-42	-46	-52	-59			
$\Delta^t DS$, $\Delta^t DH$ Derating (ps) – AC/DC-Based	DQS, DQS# Differential Slew Rate	1.8	∆ tos						-15	09-	-58	-56	-53			
AC/DC	al Slev	2.0 V/ns	Δ <mark>Φ</mark>					0	-17	-50	-54	09				
/ – (sd	renti	2.0	^t DS					0	-23	-68	99–	-64				
ting (Diffe	3.0 V/ns	₽				10	0	-17	-50	-54					
Dera	DQS#	3.0	DS tos				14	0	-23	-68	99-					
∆ ^t DH	DQS,	4.0 V/ns	Δ P			17	10	0	-17	-50						
∆ ^t DS,		4.0	∆ tDS			23	14	0	-23	89-						
,		5.0 V/ns	ΔţΩ		21	17	10	0	-17							
		2.0	∆ tDS		29	23	14	0	-23							
		6.0 V/ns	Δ D T	25	21	17	10	0								
		0.9	∆ tDS	34	29	23	14	0								
		7.0 V/ns	Δ t TOH	25	21	17	10									
			DS t	34	29	23	14									
		8.0 V/ns	[†] DH	25	21	17										
			DS t	34	29	23										
	su/	ΛĐ	DQ Slew Rat	4.0	3.5	3.0	2.5	2.0	1.5	1.0	0.9	0.8	0.7	9.0	0.5	0.4




Table 68: Required Minimum Time ^tVAC Above V_{IH(AC)} (Below V_{IL(AC)}) for Valid DQ Transition

Slew	^t VAC at 175mV (ps)	^t VAC at 150mV (ps)	^t VAC at 13	5mV (ps)	
Rate (V/ns)	DDR3-800/1066	DDR3-800/1066/1333/1600	DDR3-800/1066/1333/1600	DDR3-1866	DDR3-2133
>2.0	75	105	113	93	73
2.0	57	105	113	93	73
1.5	50	80	90	70	50
1.0	38	30	45	25	5
0.9	34	13	30	Note 1	Note 1
0.8	29	Note 1	11	Note 1	Note 1
0.7	Note 1	Note 1	Note 1	Note 1	Note 1
0.6	Note 1	Note 1	Note 1	Note 1	Note 1
0.5	Note 1	Note 1	Note 1	Note 1	Note 1
<0.5	Note 1	Note 1	Note 1	Note 1	Note 1

Note: 1. Rising input signal shall become equal to or greater than VIH(ac) level and Falling input signal shall become equal to or less than VIL(ac) level.




Figure 36: Nominal Slew Rate and tVAC for tDS (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 37: Nominal Slew Rate for ^tDH (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.




Figure 38: Tangent Line for ^tDS (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.



Figure 39: Tangent Line for ^tDH (DQ - Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.



Commands - Truth Tables

Table 69: Truth Table - Command

Notes 1-5 apply to the entire table

			CI	KE										
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]	Notes
MODE REGIST	TER SET	MRS	Н	Н	L	L	L	L	ВА		OP	code		
REFRESH		REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self refresh e	ntry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
Self refresh e	xit	SRX	L	Н	Н	V	V	V	V	V	V	V	V	6, 7
					L	Н	Н	Н						
Single-bank F	RECHARGE	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
PRECHARGE 8	all banks	PREA	Н	Н	L	L	Н	L	V		V	Н	V	
Bank ACTIVA	TE	ACT	Н	Н	L	L	Н	Н	ВА	R	low ad	dress (F	RA)	
WRITE	BL8MRS, BC4MRS	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	8
	BC4OTF	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	8
WRITE with auto	BL8MRS, BC4MRS	WRAP	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	8
precharge	BC4OTF	WRAPS4	Н	Н	L	Н	L	L	ВА	RFU	L	Н	CA	8
	BL8OTF	WRAPS8	Н	Н	L	Н	L	L	ВА	RFU	Н	Н	CA	8
READ	BL8MRS, BC4MRS	RD	Н	Н	L	Н	L	Н	ВА	RFU	V	L	CA	8
	BC4OTF	RDS4	Н	Н	L	Н	L	Н	ВА	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	L	CA	8
READ with auto	BL8MRS, BC4MRS	RDAP	Н	Н	L	Н	L	Н	ВА	RFU	V	Н	CA	8
precharge	BC4OTF	RDAPS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	8
NO OPERATION	ON	NOP	Н	Н		Н	Н	Н	V	V	V	V	V	9
Device DESEL	ECTED	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	10
Power-down entry		PDE	Н	L	L	Н	Н	Н	V	V	V	V	V	6
					Н	V	V	V						
Power-down exit		PDX	L	Н	L	Н	Н	Н	V	V	V	V	V	6, 11
					Н	V	V	V						
ZQ CALIBRAT	ION LONG	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х	12
ZQ CALIBRAT	ION SHORT	ZQCS	Н	Н	L	Н	Н	L	Х	Х	Х	L	Х	

Notes: 1. Commands are defined by the states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device-, density-, and configuration-dependent.



1Gb: x4, x8, x16 DDR3 SDRAM Commands – Truth Tables

- RESET# is enabled LOW and used only for asynchronous reset. Thus, RESET# must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.
- 4. Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care."
- 6. See Table 70 (page 115) for additional information on CKE transition.
- 7. Self refresh exit is asynchronous.
- 8. Burst READs or WRITEs cannot be terminated or interrupted. MRS (fixed) and OTF BL/BC are defined in MR0.
- 9. The purpose of the NOP command is to prevent the DRAM from registering any unwanted commands. A NOP will not terminate an operation that is executing.
- 10. The DES and NOP commands perform similarly.
- 11. The power-down mode does not perform any REFRESH operations.
- 12. ZQ CALIBRATION LONG is used for either ZQinit (first ZQCL command during initialization) or ZQoper (ZQCL command after initialization).



Table 70: Truth Table - CKE

Notes 1-2 apply to the entire table; see Table 69 (page 113) for additional command details

	СКЕ				
Current State ³	Previous Cycle ⁴ (n - 1)	Present Cycle ⁴ (n)	Command ⁵ (RAS#, CAS#, WE#, CS#)	Action ⁵	Notes
Power-down	L	L	"Don't Care"	Maintain power-down	
	L	Н	DES or NOP	Power-down exit	
Self refresh	L	L	"Don't Care"	Maintain self refresh	
	L	Н	DES or NOP	Self refresh exit	
Bank(s) active	Н	L	DES or NOP	Active power-down entry	
Reading	Н	L	DES or NOP	Power-down entry	
Writing	Н	L	DES or NOP	Power-down entry	
Precharging	Н	L	DES or NOP	Power-down entry	
Refreshing	Н	L	DES or NOP	Precharge power-down entry	
All banks idle	Н	L	DES or NOP	Precharge power-down entry	6
	Н	L	REFRESH	Self refresh	

- Notes: 1. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
 - 2. ^tCKE (MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ${}^{t}IS + {}^{t}CKE$ (MIN) + ${}^{t}IH$.
 - 3. Current state = The state of the DRAM immediately prior to clock edge n.
 - 4. CKE (n) is the logic state of CKE at clock edge n; CKE (n 1) was the state of CKE at the previous clock edge.
 - 5. COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 69 (page 113)). Action is a result of COMMAND. ODT does not affect the states described in this table and is not listed.
 - 6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied. All self refresh exit and power-down exit parameters are also satisfied.



Commands

DESELECT

The DESELT (DES) command (CS# HIGH) prevents new commands from being executed by the DRAM. Operations already in progress are not affected.

NO OPERATION

The NO OPERATION (NOP) command (CS# LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected

ZQ CALIBRATION LONG

The ZQ CALIBRATION LONG (ZQCL) command is used to perform the initial calibration during a power-up initialization and reset sequence (see Figure 48 (page 132)). This command may be issued at any time by the controller, depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated $R_{\rm ON}$ and ODT values.

The DRAM is allowed a timing window defined by either ^tZQinit or ^tZQoper to perform a full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter ^tZQinit must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter ^tZQoper to be satisfied.

ZQ CALIBRATION SHORT

The ZQ CALIBRATION SHORT (ZQCS) command is used to perform periodic calibrations to account for small voltage and temperature variations. A shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter t ZQCS. A ZQCS command can effectively correct a minimum of 0.5% R_{ON} and R_{TT} impedance error within 64 clock cycles, assuming the maximum sensitivities specified in Table 41 (page 63) and Table 42 (page 63).

ACTIVATE

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA[2:0] inputs selects the bank, and the address provided on inputs A[*n*:0] selects the row. This row remains open (or active) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The address provided on inputs A[2:0] selects the starting column address, depending on the burst length and burst type selected (see Burst Order table for additional information). The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. If auto



precharge is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the mode register) when the READ command is issued determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted.

Table 71: READ Command Summary

			Cl	KE									
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]
READ	BL8MRS, BC4MRS	RD	ŀ	+	L	Н	L	Н	ВА	RFU	V	L	CA
	BC4OTF	RDS4	ŀ	1	L	Н	L	Н	ВА	RFU	L	L	CA
	BL8OTF	RDS8	ŀ	1	L	Н	L	Н	ВА	RFU	Н	L	CA
READ with auto	BL8MRS, BC4MRS	RDAP	ŀ	+	L	Н	L	Н	ВА	RFU	V	Н	CA
precharge	BC4OTF	RDAPS4	ŀ	1	L	Н	L	Н	ВА	RFU	L	Н	CA
	BL8OTF	RDAPS8	ŀ	1	L	Н	L	Н	ВА	RFU	Н	Н	CA

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether auto precharge is used. The value on input A12 (if enabled in the MR) when the WRITE command is issued determines whether BC4 (chop) or BL8 is used.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored and a WRITE will not be executed to that byte/column location.

Table 72: WRITE Command Summary

			CI	KE									
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	A[11, 9:0]
WRITE	BL8MRS, BC4MRS	WR	ŀ	+	L	Н	L	L	ВА	RFU	V	L	CA
	BC4OTF	WRS4	ŀ	1	L	Н	L	L	ВА	RFU	L	L	CA
	BL8OTF	WRS8	ŀ	1	L	Н	L	L	ВА	RFU	Н	L	CA
WRITE with auto	BL8MRS, BC4MRS	WRAP	ŀ	+	L	Н	L	L	BA	RFU	V	Н	CA
precharge	BC4OTF	WRAPS4	ŀ	1	L	Н	L	L	ВА	RFU	L	Н	CA
	BL8OTF	WRAPS8	ŀ	1	L	Н	L	L	ВА	RFU	Н	Н	CA



PRECHARGE

The PRECHARGE command is used to de-activate the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access a specified time (transfer the PRECHARGE command is issued, except in the case of concurrent auto precharge. A READ or WRITE command to a different bank is allowed during a concurrent auto precharge as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is precharged, inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care."

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period is determined by the last PRECHARGE command issued to the bank.

REFRESH


The REFRESH command is used during normal operation of the DRAM and is analogous to CAS#-before-RAS# (CBR) refresh or auto refresh. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command. The DRAM requires REFRESH cycles at an average interval of 7.8µs (maximum when $T_{\rm C} \leq 85^{\circ}{\rm C}$ or 3.9µs maximum when $T_{\rm C} \leq 95^{\circ}{\rm C}$). The REFRESH period begins when the REFRESH command is registered and ends $^{\rm t}$ RFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be posted to any given DRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. Self refresh may be entered with up to eight REFRESH commands being posted. After exiting self refresh (when entered with posted REFRESH commands), additional posting of REFRESH commands is allowed to the extent that the maximum number of cumulative posted REFRESH commands (both preand post-self refresh) does not exceed eight REFRESH commands.

At any given time, a maximum of 16 REFRESH commands can be issued within 2 x $^{\rm t}$ REFI.



Figure 40: Refresh Mode



Notes:

- 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during the PRECHARGE, ACTIVATE, and REFRESH commands, but may be inactive at other times (see Power-Down Mode (page 180)).
- 2. The second REFRESH is not required, but two back-to-back REFRESH commands are shown.
- 3. "Don't Care" if A10 is HIGH at this point; however, A10 must be HIGH if more than one bank is active (must precharge all active banks).
- 4. For operations shown, DM, DQ, and DQS signals are all "Don't Care"/High-Z.
- Only NOP and DES commands are allowed after a REFRESH command and until ^tRFC (MIN) is satisfied.

SELF REFRESH

The SELF REFRESH command is used to retain data in the DRAM, even if the rest of the system is powered down. When in self refresh mode, the DRAM retains data without external clocking. Self refresh mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range (see Input Clock Frequency Change (page 124)). All power supply inputs (including V_{REFCA} and V_{REFDQ}) must be maintained at valid levels upon entry/exit and during self refresh mode operation. V_{REFDQ} may float or not drive $V_{DDQ}/2$ while in self refresh mode under the following conditions:

- $V_{SS} < V_{REFDQ} < V_{DD}$ is maintained
- $\bullet~V_{REFDQ}$ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after V_{REFDO} is valid
- All other self refresh mode exit timing requirements are met



DLL Disable Mode

If the DLL is disabled by the mode register (MR1[0] can be switched during initialization or later), the DRAM is targeted, but not guaranteed, to operate similarly to the normal mode, with a few notable exceptions:

- The DRAM supports only one value of CAS latency (CL = 6) and one value of CAS WRITE latency (CWL = 6).
- DLL disable mode affects the read data clock-to-data strobe relationship (^tDQSCK), but not the read data-to-data strobe relationship (^tDQSQ, ^tQH). Special attention is required to line up the read data with the controller time domain when the DLL is disabled.
- In normal operation (DLL on), ^tDQSCK starts from the rising clock edge AL + CL cycles after the READ command. In DLL disable mode, ^tDQSCK starts AL + CL 1 cycles after the READ command. Additionally, with the DLL disabled, the value of ^tDQSCK could be larger than ^tCK.


The ODT feature (including dynamic ODT) is not supported during DLL disable mode. The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming $R_{TT,nom}$ MR1[9, 6, 2] and $R_{TT(WR)}$ MR2[10, 9] to 0 while in the DLL disable mode.

Specific steps must be followed to switch between the DLL enable and DLL disable modes due to a gap in the allowed clock rates between the two modes (^tCK [AVG] MAX and ^tCK [DLL_DIS] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during self refresh mode. Thus, the required procedure for switching from the DLL enable mode to the DLL disable mode is to change frequency during self refresh:

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and $R_{TT,nom}$ and $R_{TT(WR)}$ are High-Z), set MR1[0] to 1 to disable the DLL.
- 2. Enter self refresh mode after ^tMOD has been satisfied.
- 3. After ^tCKSRE is satisfied, change the frequency to the desired clock rate.
- Self refresh may be exited when the clock is stable with the new frequency for ^tCKSRX. After ^tXS is satisfied, update the mode registers with appropriate values.
- 5. The DRAM will be ready for its next command in the DLL disable mode after the greater of ^tMRD or ^tMOD has been satisfied. A ZQCL command should be issued with appropriate timings met.



Figure 41: DLL Enable Mode to DLL Disable Mode



Notes:


- 1. Any valid command.
- 2. Disable DLL by setting MR1[0] to 1.
- 3. Enter SELF REFRESH.
- 4. Exit SELF REFRESH.
- 5. Update the mode registers with the DLL disable parameters setting.
- 6. Starting with the idle state, R_{TT} is in the High-Z state.
- 7. Change frequency.
- 8. Clock must be stable ^tCKSRX.
- 9. Static LOW in the case that R_{TT nom} or R_{TT(WR)} is enabled; otherwise, static LOW or HIGH.

A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 42 (page 122)).

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and R_{TT,nom} and R_{TT(WR)} are High-Z), enter self refresh mode.
- 2. After ^tCKSRE is satisfied, change the frequency to the new clock rate.
- 3. Self refresh may be exited when the clock is stable with the new frequency for ^tCKSRX. After ^tXS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to 0 to enable the DLL. Wait ^tMRD, then set MR0[8] to 1 to enable DLL RESET.
- 4. After another ^tMRD delay is satisfied, update the remaining mode registers with the appropriate values.
- 5. The DRAM will be ready for its next command in the DLL enable mode after the greater of ^tMRD or ^tMOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of ^tDLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met.



Figure 42: DLL Disable Mode to DLL Enable Mode



- Notes: 1. Enter SELF REFRESH.
 - 2. Exit SELF REFRESH.
 - 3. Wait ^tXS, then set MR1[0] to 0 to enable DLL.
 - 4. Wait ^tMRD, then set MR0[8] to 1 to begin DLL RESET.
 - 5. Wait ^tMRD, update registers (CL, CWL, and write recovery may be necessary).
 - 6. Wait ^tMOD, any valid command.
 - 7. Starting with the idle state.
 - 8. Change frequency.
 - 9. Clock must be stable at least ^tCKSRX.
 - 10. Static LOW in the case that R_{TT,nom} or R_{TT(WR)} is enabled; otherwise, static LOW or HIGH.

The clock frequency range for the DLL disable mode is specified by the parameter ^tCK (DLL DIS). Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship (^tDQSCK) but not the data strobe to data relationship (^tDQSQ, ^tQH). Special attention is needed to line up read data to the controller time domain.

Compared to the DLL on mode where ^tDQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode ^tDQSCK starts AL + CL - 1 cycles after the READ command.

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.



Figure 43: DLL Disable ^tDQSCK




Table 73: READ Electrical Characteristics, DLL Disable Mode

Parameter	Symbol	Min	Мах	Unit
Access window of DQS from CK, CK#	^t DQSCK (DLL_DIS)	1	10	ns



Input Clock Frequency Change


When the DDR3 SDRAM is initialized, the clock must be stable during most normal states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate, except for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications.

The input clock frequency can be changed from one stable clock rate to another under two conditions: self refresh mode and precharge power-down mode. It is illegal to change the clock frequency outside of those two modes. For the self refresh mode condition, when the DDR3 SDRAM has been successfully placed into self refresh mode and ^tCKSRE has been satisfied, the state of the clock becomes a "Don't Care." When the clock becomes a "Don't Care," changing the clock frequency is permissible if the new clock frequency is stable prior to ^tCKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met.

The precharge power-down mode condition is when the DDR3 SDRAM is in precharge power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or $R_{TT,nom}$ and $R_{TT(WR)}$ must be disabled via MR1 and MR2. This ensures $R_{TT,nom}$ and $R_{TT(WR)}$ are in an off state prior to entering precharge power-down mode, and CKE must be at a logic LOW. A minimum of t CKSRE must occur after CKE goes LOW before the clock frequency can change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade (t CK [AVG] MIN to t CK [AVG] MAX). During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the DRAM t CKSRX before precharge power-down may be exited. After precharge power-down is exited and t XP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, $R_{TT,nom}$ and $R_{TT(WR)}$ must remain in an off state. After the DLL lock time, the DRAM is ready to operate with a new clock frequency.



Figure 44: Change Frequency During Precharge Power-Down



Notes:

- 1. Applicable for both SLOW-EXIT and FAST-EXIT precharge power-down modes.
- 2. ^tAOFPD and ^tAOF must be satisfied and outputs High-Z prior to T1 (see On-Die Termination (ODT) (page 190) for exact requirements).
- 3. If the $R_{TT,nom}$ feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW, ensuring R_{TT} is in an off state. If the $R_{TT,nom}$ feature was disabled in the mode register prior to entering precharge power-down mode, R_{TT} will remain in the off state. The ODT signal can be registered LOW or HIGH in this case.




Write Leveling

For better signal integrity, DDR3 SDRAM memory modules have adopted fly-by topology for the commands, addresses, control signals, and clocks. Write leveling is a scheme for the memory controller to adjust or de-skew the DQS strobe (DQS, DQS#) to CK relationship at the DRAM with a simple feedback feature provided by the DRAM. Write leveling is generally used as part of the initialization process, if required. For normal DRAM operation, this feature must be disabled. This is the only DRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQ function as outputs (to report the state of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the write leveling procedure must have adjustable delay settings on its DQS strobe to align the rising edge of DQS to the clock at the DRAM pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from 0 to 1 is detected. The DQS delay established by this procedure helps ensure [†]DQSS, [†]DSS, and [†]DSH specifications in systems that use fly-by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 45.

Figure 45: Write Leveling Concept





When write leveling is enabled, the rising edge of DQS samples CK, and the prime DQ outputs the sampled CK's status. The prime DQ for a x4 or x8 configuration is DQ0 with all other DQ (DQ[7:1]) driving LOW. The prime DQ for a x16 configuration is DQ0 for the lower byte and DQ8 for the upper byte. It outputs the status of CK sampled by LDQS and UDQS. All other DQ (DQ[7:1], DQ[15:9]) continue to drive LOW. Two prime DQ on a x16 enable each byte lane to be leveled independently.

The write leveling mode register interacts with other mode registers to correctly configure the write leveling functionality. Besides using MR1[7] to disable/enable write leveling, MR1[12] must be used to enable/disable the output buffers. The ODT value, burst length, and so forth need to be selected as well. This interaction is shown in Table 74. It should also be noted that when the outputs are enabled during write leveling mode, the DQS buffers are set as inputs, and the DQ are set as outputs. Additionally, during write leveling mode, only the DQS strobe terminations are activated and deactivated via the ODT ball. The DQ remain disabled and are not affected by the ODT ball.

Table 74: Write Leveling Matrix

Note 1 applies to the entire table

MR1[7]	MR1[12]	MR1[2, 6, 9]			AM nom			
Write Leveling	Output Buffers	R _{TT,nom} Value	DRAM ODT Ball	DQS	DQ	DRAM State	Case	Notes
Disabled		See normal	operations		-	Write leveling not enabled	0	
Enabled (1)	Disabled (1)	n/a	Low	Off	Off	DQS not receiving: not terminated Prime DQ High-Z: not terminated Other DQ High-Z: not terminated	1	2
		$20\Omega, 30\Omega,$ $40\Omega, 60\Omega,$ or 120Ω	High	On		DQS not receiving: terminated by R _{TT} Prime DQ High-Z: not terminated Other DQ High-Z: not terminated	2	
	Enabled (0)	n/a	Low	Off		DQS receiving: not terminated Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	3	3
		40Ω, 60Ω, or 120Ω	High	On		DQS receiving: terminated by R _{TT} Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	4	

Notes:

- 1. Expected usage if used during write leveling: Case 1 may be used when DRAM are on a dual-rank module and on the rank not being leveled or on any rank of a module not being leveled on a multislot system. Case 2 may be used when DRAM are on any rank of a module not being leveled on a multislot system. Case 3 is generally not used. Case 4 is generally used when DRAM are on the rank that is being leveled.
- 2. Since the DRAM DQS is not being driven (MR1[12] = 1), DQS ignores the input strobe, and all R_{TI,nom} values are allowed. This simulates a normal standby state to DQS.
- 3. Since the DRAM DQS is being driven (MR1[12] = 0), DQS captures the input strobe, and only some $R_{TL,nom}$ values are allowed. This simulates a normal write state to DQS.



Write Leveling Procedure

A memory controller initiates the DRAM write leveling mode by setting MR1[7] to 1, assuming the other programable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the write leveling mode going from a High-Z state to an undefined driving state, so the DQ bus should not be driven. During write leveling mode, only the NOP or DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to 1 in the other ranks. The memory controller may assert ODT after a ^tMOD delay, as the DRAM will be ready to process the ODT transition. ODT should be turned on prior to DQS being driven LOW by at least ODTLon delay (WL - 2 ^tCK), provided it does not violate the aforementioned ^tMOD delay requirement.


The memory controller may drive DQS LOW and DQS# HIGH after ^tWLDQSEN has been satisfied. The controller may begin to toggle DQS after ^tWLMRD (one DQS toggle is DQS transitioning from a LOW state to a HIGH state with DQS# transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTLon and ^tAON must be satisfied at least one clock prior to DQS toggling.

After ^tWLMRD and a DQS LOW preamble (^tWPRE) have been satisfied, the memory controller may provide either a single DQS toggle or multiple DQS toggles to sample CK for a given DQS-to-CK skew. Each DQS toggle must not violate ^tDQSL (MIN) and ^tDQSH (MIN) specifications. ^tDQSL (MAX) and ^tDQSH (MAX) specifications are not applicable during write leveling mode. The DQS must be able to distinguish the CK's rising edge within ^tWLS and ^tWLH. The prime DQ will output the CK's status asynchronously from the associated DQS rising edge CK capture within ^tWLO. The remaining DQ that always drive LOW when DQS is toggling must be LOW within ^tWLOE after the first ^tWLO is satisfied (the prime DQ going LOW). As previously noted, DQS is an input and not an output during this process. Figure 46 (page 129) depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will most likely sample each applicable prime DQ state and determine whether to increment or decrement its DQS delay setting. After the memory controller performs enough DQS toggles to detect the CK's 0-to-1 transition, the memory controller should lock the DQS delay setting for that DRAM. After locking the DQS setting is locked, leveling for the rank will have been achieved, and the write leveling mode for the rank should be disabled or reprogrammed (if write leveling of another rank follows).



Figure 46: Write Leveling Sequence



Notes:

- 1. MRS: Load MR1 to enter write leveling mode.
- 2. NOP: NOP or DES.
- 3. DQS, DQS# needs to fulfill minimum pulse width requirements ^tDQSH (MIN) and ^tDQSL (MIN) as defined for regular writes. The maximum pulse width is system-dependent.
- 4. Differential DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. The solid line represents DQS; the dotted line represents DQS#.
- 5. DRAM drives leveling feedback on a prime DQ (DQ0 for x4 and x8). The remaining DQ are driven LOW and remain in this state throughout the leveling procedure.




Write Leveling Mode Exit Procedure

After the DRAM are leveled, they must exit from write leveling mode before the normal mode can be used. Figure 47 depicts a general procedure for exiting write leveling mode. After the last rising DQS (capturing a 1 at T0), the memory controller should stop driving the DQS signals after ^tWLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at ~Tb0). The DQ balls become undefined when DQS no longer remains LOW, and they remain undefined until ^tMOD after the MRS command (at Te1).

The ODT input should be de-asserted LOW such that ODTLoff (MIN) expires after the DQS is no longer driving LOW. When ODT LOW satisfies ^tIS, ODT must be kept LOW (at ~Tb0) until the DRAM is ready for either another rank to be leveled or until the normal mode can be used. After DQS termination is switched off, write level mode should be disabled via the MRS command (at Tc2). After ^tMOD is satisfied (at Te1), any valid command may be registered by the DRAM. Some MRS commands may be issued after ^tMRD (at Td1).

Figure 47: Write Leveling Exit Procedure



Note: 1. The DQ result, = 1, between Ta0 and Tc0, is a result of the DQS, DQS# signals capturing CK HIGH just after the T0 state.



Initialization

The following sequence is required for power-up and initialization, as shown in Figure 48 (page 132):


1. Apply power. RESET# is recommended to be below $0.2 \times V_{DDQ}$ during power ramp to ensure the outputs remain disabled (High-Z) and ODT off (R_{TT} is also High-Z). All other inputs, including ODT, may be undefined.

During power-up, either of the following conditions may exist and must be met:

- Condition A:
 - $^{-}$ V_{DD} and V_{DDQ} are driven from a single-power converter output and are ramped with a maximum delta voltage between them of ΔV ≤ 300mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than V_{DD}, V_{DDQ}, V_{SS}, V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side, and must be greater than or equal to V_{SSQ} and V_{SS} on the other side.
 - Both V_{DD} and V_{DDQ} power supplies ramp to $V_{DD,min}$ and $V_{DDQ,min}$ within $^tV_{DDPR}$ = 200ms.
 - V_{REFDQ} tracks $V_{DD} \times 0.5$, V_{REFCA} tracks $V_{DD} \times 0.5$.
 - V $_{TT}$ is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however, t VTD should be greater than or equal to 0 to avoid device latchup.
- · Condition B:
 - $V_{\rm DD}$ may be applied before or at the same time as $V_{\rm DDQ}$
 - V_{DDQ} may be applied before or at the same time as V_{TT} , V_{REFDQ} , and V_{REFCA} .
 - No slope reversals are allowed in the power supply ramp for this condition.
- 2. Until stable power, maintain RESET# LOW to ensure the outputs remain disabled (High-Z). After the power is stable, RESET# must be LOW for at least 200µs to begin the initialization process. ODT will remain in the High-Z state while RESET# is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET# transitioning HIGH.
- 4. After RESET# transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- 5. After the CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least ^tIS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- 6. After CKE is registered HIGH and after ^tXPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- 9. Issue an MRS command to MR0 with the applicable settings, including a DLL RE-SET command. [†]DLLK (512) cycles of clock input are required to lock the DLL.
- 10. Issue a ZQCL command to calibrate R_{TT} and R_{ON} values for the process voltage temperature (PVT). Prior to normal operation, ^tZQinit must be satisfied.
- 11. When ^tDLLK and ^tZQinit have been satisfied, the DDR3 SDRAM will be ready for normal operation.



Figure 48: Initialization Sequence






Mode Registers

Mode registers (MR0–MR3) are used to define various modes of programmable operations of the DDR3 SDRAM. A mode register is programmed via the mode register set (MRS) command during initialization, and it retains the stored information (except for MR0[8], which is self-clearing) until it is reprogrammed, RESET# goes LOW, the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. Even if the user wants to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The MRS command can only be issued (or re-issued) when all banks are idle and in the precharged state (transparent transparent transparent

Figure 49: MRS to MRS Command Timing (tMRD)




Notes

- Prior to issuing the MRS command, all banks must be idle and precharged, ^tRP (MIN) must be satisfied, and no data bursts can be in progress.
- 2. ^tMRD specifies the MRS to MRS command minimum cycle time.
- 3. CKE must be registered HIGH from the MRS command until ^tMRSPDEN (MIN) (see Power-Down Mode (page 180)).
- 4. For a CAS latency change, ^tXPDLL timing must be met before any non-MRS command.

The controller must also wait tMOD before initiating any non-MRS commands (excluding NOP and DES). The DRAM requires tMOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until tMOD has been satisfied, the updated features are to be assumed unavailable.



Figure 50: MRS to nonMRS Command Timing (^tMOD)



Notes

- 1. Prior to issuing the MRS command, all banks must be idle (they must be precharged, ^tRP must be satisfied, and no data bursts can be in progress).
- Prior to Ta2 when ^tMOD (MIN) is being satisfied, no commands (except NOP/DES) may be issued.
- 3. If R_{TT} was previously enabled, ODT must be registered LOW at T0 so that ODTL is satisfied prior to Ta1. ODT must also be registered LOW at each rising CK edge from T0 until ^tMODmin is satisfied at Ta2.
- CKE must be registered HIGH from the MRS command until ^tMRSPDEN (MIN), at which time power-down may occur (see Power-Down Mode (page 180)).

Mode Register 0 (MR0)

The base register, MR0, is used to define various DDR3 SDRAM modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and precharge power-down mode, as shown in Figure 51 (page 135).

Burst Length


Burst length is defined by MR0[1: 0]. Read and write accesses to the DDR3 SDRAM are burst-oriented, with the burst length being programmable to 4 (chop mode), 8 (fixed), or selectable using A12 during a READ/WRITE command (on-the-fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to 01 during a READ/WRITE command, if A12 = 0, then BC4 (chop) mode is selected. If A12 = 1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE, are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[*i*:2] when the burst length is set to 4 and by A[*i*:3] when the burst length is set to 8 (where A*i* is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the start-



ing location within the block. The programmed burst length applies to both READ and WRITE bursts.

Figure 51: Mode Register 0 (MR0) Definitions



Note: 1. MR0[18, 15:13, 7] are reserved for future use and must be programmed to 0.

Burst Type

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3] (see Figure 51 (page 135)). The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address. DDR3 only supports 4-bit burst chop and 8-bit burst access modes. Full interleave address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.



Table 75: Burst Order

Burst Length	READ/ WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved (Decimal)	Notes
4 chop	READ	0 0 0	0, 1, 2, 3, Z, Z, Z, Z	0, 1, 2, 3, Z, Z, Z, Z	1, 2
		0 0 1	1, 2, 3, 0, Z, Z, Z, Z	1, 0, 3, 2, Z, Z, Z, Z	1, 2
		0 1 0	2, 3, 0, 1, Z, Z, Z, Z	2, 3, 0, 1, Z, Z, Z, Z	1, 2
		0 1 1	3, 0, 1, 2, Z, Z, Z, Z	3, 2, 1, 0, Z, Z, Z, Z	1, 2
		1 0 0	4, 5, 6, 7, Z, Z, Z, Z	4, 5, 6, 7, Z, Z, Z, Z	1, 2
		1 0 1	5, 6, 7, 4, Z, Z, Z, Z	5, 4, 7, 6, Z, Z, Z, Z	1, 2
		1 1 0	6, 7, 4, 5, Z, Z, Z, Z	6, 7, 4, 5, Z, Z, Z, Z	1, 2
		111	7, 4, 5, 6, Z, Z, Z, Z	7, 6, 5, 4, Z, Z, Z, Z	1, 2
	WRITE	0 V V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	1, 3, 4
		1 V V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	1, 3, 4
8	READ	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1
		0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	1
		0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	1
		0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	1
		1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	1
		1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	1
		1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	1
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1, 3

- Notes: 1. Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.
 - 2. Z = Data and strobe output drivers are in tri-state.
 - 3. V = A valid logic level (0 or 1), but the respective input buffer ignores level-on input
 - 4. X = "Don't Care."

DLL RESET

DLL RESET is defined by MR0[8] (see Figure 51 (page 135)). Programming MR0[8] to 1 activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of 0 after the DLL RESET function has been initiated.

Anytime the DLL RESET function is initiated, CKE must be HIGH and the clock held stable for 512 (tDLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications, such as ^tDQSCK timings.

Write Recovery

WRITE recovery time is defined by MR0[11:9] (see Figure 51 (page 135)). Write recovery values of 5, 6, 7, 8, 10, or 12 may be used by programming MR0[11:9]. The user is re-



quired to program the correct value of write recovery and is calculated by dividing ${}^{t}WR$ (ns) by ${}^{t}CK$ (ns) and rounding up a noninteger value to the next integer: WR (cycles) = roundup (${}^{t}WR$ [ns]/ ${}^{t}CK$ [ns]).

Precharge Power-Down (Precharge PD)


The precharge PD bit applies only when precharge power-down mode is being used. When MR0[12] is set to 0, the DLL is off during precharge power-down providing a lower standby current mode; however, ^tXPDLL must be satisfied when exiting. When MR0[12] is set to 1, the DLL continues to run during precharge power-down mode to enable a faster exit of precharge power-down mode; however, ^tXP must be satisfied when exiting (see Power-Down Mode (page 180)).

CAS Latency (CL)

The CL is defined by MR0[6:4], as shown in Figure 51 (page 135). CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. The CL can be set to 5, 6, 7, 8, 9, or 10. DDR3 SDRAM do not support half-clock latencies.

Examples of CL = 6 and CL = 8 are shown below. If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n + m. on page through Table 51 (page 72) indicate the CLs supported at various operating frequencies.





lotes: 1. For illustration purposes, only CL = 6 and CL = 8 are shown. Other CL values are possible.

2. Shown with nominal ^tDQSCK and nominal ^tDSDQ.




Mode Register 1 (MR1)

The mode register 1 (MR1) controls additional functions and features not available in the other mode registers: Q OFF (OUTPUT DISABLE), TDQS (for the x8 configuration only), DLL ENABLE/DLL DISABLE, $R_{\rm TT,nom}$ value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 53 (page 138). The MR1 register is programmed via the MRS command and retains the stored information until it is reprogrammed, until RE-SET# goes LOW, or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided it is performed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters ^tMRD and ^tMOD before initiating a subsequent operation.

Figure 53: Mode Register 1 (MR1) Definition



Notes:

- 1. MR1[16, 13, 10, 8] are reserved for future use and must be programmed to 0.
- 2. During write leveling, if MR1[7] and MR1[12] are 1, then all R_{TT,nom} values are available for use.
- During write leveling, if MR1[7] is a 1, but MR1[12] is a 0, then only R_{TT,nom} write values are available for use.

DLL Enable/DLL Disable

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 53 (page 138). The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.



If the DLL is enabled prior to entering self refresh mode, the DLL is automatically disabled when entering SELF REFRESH operation and is automatically reenabled and reset upon exit of SELF REFRESH operation. If the DLL is disabled prior to entering self refresh mode, the DLL remains disabled even upon exit of SELF REFRESH operation until it is reenabled and reset.

The DRAM is not tested to check—nor does Micron warrant compliance with—normal mode timings or functionality when the DLL is disabled. An attempt has been made to have the DRAM operate in the normal mode where reasonably possible when the DLL has been disabled; however, by industry standard, a few known exceptions are defined:

- · ODT is not allowed to be used
- · The output data is no longer edge-aligned to the clock
- CL and CWL can only be six clocks

When the DLL is disabled, timing and functionality can vary from the normal operation specifications when the DLL is enabled (see DLL Disable Mode (page 120)). Disabling the DLL also implies the need to change the clock frequency (see Input Clock Frequency Change (page 124)).

Output Drive Strength

The DDR3 SDRAM uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5, 1]. RZQ/7 (34 Ω [NOM]) is the primary output driver impedance setting for DDR3 SDRAM devices. To calibrate the output driver impedance, an external precision resistor (RZQ) is connected between the ZQ ball and V_{SSQ} . The value of the resistor must be 240 Ω ±1%.

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation, and all data sheet timings and current specifications are met during an update.

To meet the 34Ω specification, the output drive strength must be set to 34Ω during initialization. To obtain a calibrated output driver impedance after power-up, the DDR3 SDRAM needs a calibration command that is part of the initialization and reset procedure.

OUTPUT ENABLE/DISABLE

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 53 (page 138). When enabled (MR1[12] = 0), all outputs (DQ, DQS, DQS#) function when in the normal mode of operation. When disabled (MR1[12] = 1), all DDR3 SDRAM outputs (DQ and DQS, DQS#) are tri-stated. The output disable feature is intended to be used during I_{DD} characterization of the READ current and during tDQSS margining (write leveling) only.

TDQS Enable

Termination data strobe (TDQS) is a feature of the x8 DDR3 SDRAM configuration that provides termination resistance (R_{TT}) and may be useful in some system configurations. TDQS is not supported in x4 or x16 configurations. When enabled via the mode register (MR1[11]), the R_{TT} that is applied to DQS and DQS# is also applied to TDQS and TDQS#. In contrast to the RDQS function of DDR2 SDRAM, DDR3's TDQS provides the termination resistance R_{TT} only. The OUTPUT DATA STROBE function of RDQS is not provided by TDQS; thus, R_{ON} does not apply to TDQS and TDQS#. The TDQS and DM functions



share the same ball. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided, and the TDQS# ball is not used. The TDQS function is available in the x8 DDR3 SDRAM configuration only and must be disabled via the mode register for the x4 and x16 configurations.

On-Die Termination

ODT resistance $R_{TT,nom}$ is defined by MR1[9, 6, 2] (see Figure 53 (page 138)). The R_{TT} termination value applies to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls. DDR3 supports multiple R_{TT} termination values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 240 Ω .

Unlike DDR2, DDR3 ODT must be turned off prior to reading data out and must remain off during a READ burst. $R_{TT,nom}$ termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self refresh mode. Additionally, write accesses with dynamic ODT enabled ($R_{TT(WR)}$) temporarily replaces $R_{TT,nom}$ with $R_{TT(WR)}$.

The actual effective termination, $R_{TT(EFF)}$, may be different from the R_{TT} targeted due to nonlinearity of the termination. For $R_{TT(EFF)}$ values and calculations (see On-Die Termination (ODT) (page 190)).

The ODT feature is designed to improve signal integrity of the memory channel by enabling the DDR3 SDRAM controller to independently turn on/off ODT for any or all devices. The ODT input control pin is used to determine when R_{TT} is turned on (ODTL on) and off (ODTL off), assuming ODT has been enabled via MR1[9, 6, 2].

Timings for ODT are detailed in On-Die Termination (ODT) (page 190).

WRITE LEVELING

The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 53 (page 138). Write leveling is used (during initialization) to deskew the DQS strobe to clock offset as a result of fly-by topology designs. For better signal integrity, DDR3 SDRAM memory modules adopted fly-by topology for the commands, addresses, control signals, and clocks.

The fly-by topology benefits from a reduced number of stubs and their lengths. However, fly-by topology induces flight time skews between the clock and DQS strobe (and DQ) at each DRAM on the DIMM. Controllers will have a difficult time maintaining 'DQSS, 'DSS, and 'DSH specifications without supporting write leveling in systems which use fly-by topology-based modules. Write leveling timing and detailed operation information is provided in Write Leveling (page 126).

POSTED CAS ADDITIVE Latency


POSTED CAS ADDITIVE latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. MR1[4, 3] define the value of AL, as shown in Figure 54 (page 141). MR1[4, 3] enable the user to program the DDR3 SDRAM with AL = 0, CL - 1, or CL - 2.

With this feature, the DDR3 SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to ${}^{t}RCD$ (MIN). The only restriction is ACTIVATE to READ or WRITE + AL \geq ${}^{t}RCD$ (MIN) must be satisfied. Assuming ${}^{t}RCD$ (MIN) = CL, a typical application using this feature sets AL = CL - 1 ${}^{t}CK = {}^{t}RCD$ (MIN) - 1



^tCK. The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL = AL + CL. WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL = AL + CWL (see Mode Register 2 (MR2) (page 141)). Examples of READ and WRITE latencies are shown in Figure 54 (page 141) and Figure 56 (page 142).

Figure 54: READ Latency (AL = 5, CL = 6)




Mode Register 2 (MR2)

The mode register 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT), and DYNAMIC ODT ($R_{TT(WR)}$). These functions are controlled via the bits shown in Figure 55. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided it is performed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time t MRD and t MOD before initiating a subsequent operation.



Figure 55: Mode Register 2 (MR2) Definition




Note: 1. MR2[16, 13:11, 8, and 2:0] are reserved for future use and must all be programmed to 0.

CAS Write Latency (CWL)

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal write to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 55 (page 142)). The overall WRITE latency (WL) is equal to CWL + AL (Figure 53 (page 138)).

Figure 56: CAS Write Latency



AUTO SELF REFRESH (ASR)

Mode register MR2[6] is used to disable/enable the ASR function. When ASR is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, ASR requires the user to en-



sure the DRAM never exceeds a T_C of 85°C while in self refresh unless the user enables the SRT feature listed below when the T_C is between 85°C and 95°C.

Enabling ASR assumes the DRAM self refresh rate is changed automatically from 1x to 2x when the case temperature exceeds 85°C. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

The standard self refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if ASR is enabled, the standard self refresh current specifications do not apply (see Extended Temperature Usage (page 179)).

SELF REFRESH TEMPERATURE (SRT)

Mode register MR2[7] is used to disable/enable the SRT function. When SRT is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, SRT requires the user to ensure the DRAM never exceeds a $T_{\rm C}$ of 85°C while in self refresh mode unless the user enables ASR.

When SRT is enabled, the DRAM self refresh is changed internally from 1x to 2x, regardless of the case temperature. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode. The standard self refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if SRT is enabled, the standard self refresh current specifications do not apply (see Extended Temperature Usage (page 179)).

SRT vs. ASR

If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be disabled throughout operation. However, if the extended temperature option of 95°C is needed, the user is required to provide a 2x refresh rate during (manual) refresh and to enable either the SRT or the ASR to ensure self refresh is performed at the 2x rate.

SRT forces the DRAM to switch the internal self refresh rate from 1x to 2x. Self refresh is performed at the 2x refresh rate regardless of the case temperature.

ASR automatically switches the DRAM's internal self refresh rate from 1x to 2x. However, while in self refresh mode, ASR enables the refresh rate to automatically adjust between 1x to 2x over the supported temperature range. One other disadvantage with ASR is the DRAM cannot always switch from a 1x to a 2x refresh rate at an exact case temperature of 85°C. Although the DRAM will support data integrity when it switches from a 1x to a 2x refresh rate, it may switch at a lower temperature than 85°C.

Since only one mode is necessary, SRT and ASR cannot be enabled at the same time.

DYNAMIC ODT

The dynamic ODT ($R_{TT(WR)}$) feature is defined by MR2[10, 9]. Dynamic ODT is enabled when a value is selected. This new DDR3 SDRAM feature enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination on-the-fly.

With dynamic ODT ($R_{TT(WR)}$) enabled, the DRAM switches from normal ODT ($R_{TT,nom}$) to dynamic ODT ($R_{TT(WR)}$) when beginning a WRITE burst and subsequently switches




back to ODT ($R_{TT,nom}$) at the completion of the WRITE burst. If $R_{TT,nom}$ is disabled, the $R_{TT,nom}$ value will be High-Z. Special timing parameters must be adhered to when dynamic ODT ($R_{TT(WR)}$) is enabled: ODTLcnw, ODTLcnw4, ODTLcnw8, ODTH4, ODTH8, and tADC .

Dynamic ODT is only applicable during WRITE cycles. If ODT ($R_{TT,nom}$) is disabled, dynamic ODT ($R_{TT(WR)}$) is still permitted. $R_{TT,nom}$ and $R_{TT(WR)}$ can be used independent of one other. Dynamic ODT is not available during write leveling mode, regardless of the state of ODT ($R_{TT,nom}$). For details on dynamic ODT operation, refer to On-Die Termination (ODT) (page 190).

Mode Register 3 (MR3)

The mode register 3 (MR3) controls additional functions and features not available in the other mode registers. Currently defined is the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 57 (page 144). The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided it is performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time ^tMRD and ^tMOD before initiating a subsequent operation.

Figure 57: Mode Register 3 (MR3) Definition



Notes:

- 1. MR3[16 and 13:3] are reserved for future use and must all be programmed to 0.
 - 2. When MPR control is set for normal DRAM operation, MR3[1, 0] will be ignored.
 - 3. Intended to be used for READ synchronization.

MULTIPURPOSE REGISTER (MPR)


The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register, and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 58 (page 145).

If MR3[2] is a 0, then the MPR access is disabled, and the DRAM operates in normal mode. However, if MR3[2] is a 1, then the DRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0, 1]. If MR3[0, 1] is equal to 00, then a predefined read pattern for system calibration is selected.



To enable the MPR, the MRS command is issued to MR3, and MR3[2] = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and t RP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued, is defined by MR3[1:0] when the MPR is enabled (see Table 77 (page 146)). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2] = 0). Power-down mode, self refresh, and any other nonREAD/RDAP commands are not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

Figure 58: Multipurpose Register (MPR) Block Diagram



Votes:

- A predefined data pattern can be read out of the MPR with an external READ command
- 2. MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR contents can be read out continuously with a regular READ or RDAP command.

Table 76: MPR Functional Description of MR3 Bits

MR3[2]	MR3[1:0]	
MPR	MPR READ Function	Function
0	"Don't Care"	Normal operation, no MPR transaction All subsequent READs come from the DRAM memory array All subsequent WRITEs go to the DRAM memory array
1	A[1:0] (see Table 77 (page 146))	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and 2

MPR Functional Description

The MPR JEDEC definition enables either a prime DQ (DQ0 on a x4 and a x8; on a x16, DQ0 = lower byte and DQ8 = upper byte) to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data. The MPR readout supports



fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable, provided the DLL is locked as required.

MPR addressing for a valid MPR read is as follows:

- A[1:0] must be set to 00 as the burst order is fixed per nibble
- A2 selects the burst order:
 - BL8, A2 is set to 0, and the burst order is fixed to 0, 1, 2, 3, 4, 5, 6, 7
- For burst chop 4 cases, the burst order is switched on the nibble base along with the following:
 - -A2 = 0; burst order = 0, 1, 2, 3
 - A2 = 1; burst order = 4, 5, 6, 7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- All is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0
- A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"

MPR Register Address Definitions and Bursting Order

The MPR currently supports a single data format. This data format is a predefined read pattern for system calibration. The predefined pattern is always a repeating 0–1 bit pattern

Examples of the different types of predefined READ pattern bursts are shown in the following figures.

Table 77: MPR Readouts and Burst Order Bit Mapping

MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1	00	READ predefined pattern for system calibration	BL8	000	Burst order: 0, 1, 2, 3, 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1, 0, 1, 0, 1
			BC4	000	Burst order: 0, 1, 2, 3 Predefined pattern: 0, 1, 0, 1
			BC4	100	Burst order: 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1
1	01	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a
1	10	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a




Table 77: MPR Readouts and Burst Order Bit Mapping (Continued)

MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1	11	RFU	n/a	n/a	n/a
			n/a	n/a	n/a
			n/a	n/a	n/a

Note: 1. Burst order bit 0 is assigned to LSB, and burst order bit 7 is assigned to MSB of the selected MPR agent.





Notes: 1. READ with BL8 either by MRS or OTF.

2. Memory controller must drive 0 on A[2:0].

Indicates break in time scale



Valid Z28 Figure 60: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout **T**c6 <u>rg</u> R 건 //// hileV \/\/\\\pilon (Valid Valid V √ Valid ✓ Valid XX (Valid.) (Valid Valid Valid Valid X Valid 📉 A[15:13] # X A[1:0] A10/AP DQS, DQS# Command Bank address A2 8 A11

Notes: 1. READ with BL8 either by MRS or OTF.

2. Memory controller must drive 0 on A[2:0].

Indicates break in time scale



Tc9 758 T Tc7 **J**c6 Tc5 Tc4 Ω R 7 Valid 📈 √Valid¹ Valid 📈 Valid) Valid X Valid 1 Valid X Valid X Valid /// 8 A[9:3] # * * Command **3ank address** A[1:0] **A**2 A10/AP A11 DQS, DQS# A12/BC# 00

READ with BC4 either by MRS or OTF. Notes:

- Memory controller must drive 0 on A[1:0] ∠ € 4.
 - A2 = 0 selects lower 4 nibble bits 0 . . .
- = 1 selects upper 4 nibble bits 4 . . . 7.

Figure 61: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble

Indicates break in time scale



6) L Tc7 Figure 62: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble JC6 R 迃 √Valid //√ (Valid 1) tCCD Valid /// Valid 🕅 Valid (Valid A[15:13] # X DQS, DQS# Command A[1:0] A10/AP A2 8 Bank address A11

READ with BC4 either by MRS or OTF.

- Memory controller must drive 0 on A[1:0].
 - A2 = 1 selects upper 4 nibble bits $4 \dots 7$.
- A2 = 0 selects lower 4 nibble bits $0 \dots 3$. Z € 4

151



MPR Read Predefined Pattern

The predetermined read calibration pattern is a fixed pattern of 0, 1, 0, 1, 0, 1, 0, 1. The following is an example of using the read out predetermined read calibration pattern. The example is to perform multiple reads from the multipurpose register to do system level read timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the read calibration:

- 1. Precharge all banks
- 2. After ^tRP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0] = 00. This redirects all subsequent reads and loads the predefined pattern into the MPR. As soon as ^tMRD and ^tMOD are satisfied, the MPR is available
- 3. Data WRITE operations are not allowed until the MPR returns to the normal DRAM state
- 4. Issue a read with burst order information (all other address pins are "Don't Care"):
 - A[1:0] = 00 (data burst order is fixed starting at nibble)
 - A2 = 0 (for BL8, burst order is fixed as 0, 1, 2, 3, 4, 5, 6, 7)
 - A12 = 1 (use BL8)
- 5. After RL = AL + CL, the DRAM bursts out the predefined read calibration pattern (0, 1, 0, 1, 0, 1, 0, 1)
- 6. The memory controller repeats the calibration reads until read data capture at memory controller is optimized
- 7. After the last MPR READ burst and after ^tMPRR has been satisfied, issue MRS, MR3[2] = 0, and MR3[1:0] = "Don't Care" to the normal DRAM state. All subsequent read and write accesses will be regular reads and writes from/to the DRAM array
- 8. When ^tMRD and ^tMOD are satisfied from the last MRS, the regular DRAM commands (such as activate a memory bank for regular read or write access) are permitted

MODE REGISTER SET (MRS) Command

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determine which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or re-issued) when all banks are idle and in the precharged state (t RP is satisfied and no data bursts are in progress). The controller must wait the specified time t MRD before initiating a subsequent operation such as an ACTIVATE command (see Figure 49 (page 133)). There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by t MOD. Both t MRD and t MOD parameters are shown in Figure 49 (page 133) and Figure 50 (page 134). Violating either of these requirements will result in unspecified operation.



ZQ CALIBRATION Operation

The ZQ CALIBRATION command is used to calibrate the DRAM output drivers (R_{ON}) and ODT values (R_{TT}) over process, voltage, and temperature, provided a dedicated 240 Ω (±1%) external resistor is connected from the DRAM's ZQ ball to V_{SSO} .


DDR3 SDRAM require a longer time to calibrate R_{ON} and ODT at power-up initialization and self refresh exit, and a relatively shorter time to perform periodic calibrations. DDR3 SDRAM defines two ZQ CALIBRATION commands: ZQCL and ZQCS. An example of ZQ calibration timing is shown below.

All banks must be precharged and ${}^{t}RP$ must be met before ZQCL or ZQCS commands can be issued to the DRAM. No other activities (other than issuing another ZQCL or ZQCS command) can be performed on the DRAM channel by the controller for the duration of ${}^{t}ZQ$ init or ${}^{t}ZQ$ oper. The quiet time on the DRAM channel helps accurately calibrate R_{ON} and ODT. After DRAM calibration is achieved, the DRAM should disable the ZQ ball's current consumption path to reduce power.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon self refresh exit, an explicit ZQCL is required if ZQ calibration is desired.

In dual-rank systems that share the ZQ resistor between devices, the controller must not enable overlap of ^tZQinit, ^tZQoper, or ^tZQCS between ranks.

Figure 63: ZQ CALIBRATION Timing (ZQCL and ZQCS)



Notes: 1. CKE must be continuously registered HIGH during the calibration procedure.

- 2. ODT must be disabled via the ODT signal or the MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be High-Z during calibration.



ACTIVATE Operation

Before any READ or WRITE commands can be issued to a bank within the DRAM, a row in that bank must be opened (activated). This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row, subject to the ${}^{t}RCD$ specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to ${}^{t}RCD$ (MIN). In this operation, the DRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to ${}^{t}RCD$ (MIN) with the requirement that (ACTIVATE-to-READ/WRITE) + AL \geq ${}^{t}RCD$ (MIN) (see Posted CAS Additive Latency). ${}^{t}RCD$ (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.

When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to ^tCCD (MIN).

A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by ^tRC.

A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by ^tRRD. No more than four bank ACTIVATE commands may be issued in a given ^tFAW (MIN) period, and the ^tRRD (MIN) restriction still applies. The ^tFAW (MIN) parameter applies, regardless of the number of banks already opened or closed.

Figure 64: Example: Meeting ^tRRD (MIN) and ^tRCD (MIN)







Figure 65: Example: tFAW



155




READ Operation

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address is available READ latency (RL) clocks later. RL is defined as the sum of posted CAS additive latency (AL) and CAS latency (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK#). Figure 66 shows an example of RL based on a CL setting of 8 and an AL setting of 0.

Figure 66: READ Latency



Notes: 1. DO n = data-out from column n.

2. Subsequent elements of data-out appear in the programmed order following DO n.

DQS, DQS# is driven by the DRAM along with the output data. The initial LOW state on DQS and HIGH state on DQS# is known as the READ preamble (tRPRE). The LOW state on DQS and the HIGH state on DQS#, coincident with the last data-out element, is known as the READ postamble (tRPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ goes High-Z. A detailed explanation of tDQSQ (valid data-out skew), tQH (data-out window hold), and the valid data window are depicted in Figure 77 (page 164). A detailed explanation of tDQSCK (DQS transition skew to CK) is also depicted in Figure 77 (page 164).

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued ^tCCD cycles after the first READ command. This is shown for BL8 in Figure 67 (page 158). If BC4 is enabled, ^tCCD must still be met, which will cause a gap in the data output, as shown in Figure 68 (page 158). Nonconsecutive READ data is reflected in





Figure 69 (page 159). DDR3 SDRAM does not allow interrupting or truncating any READ burst.


Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 70 (page 159) (BC4 is shown in Figure 71 (page 160)). To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is $RL + {}^{t}CCD - WL + 2{}^{t}CK$.

A READ burst may be followed by a PRECHARGE command to the same bank, provided auto precharge is not activated. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called [†]RTP (READ-to-PRECHARGE). [†]RTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 72 (page 160) and BC4 in Figure 73 (page 161). Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until [†]RP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The DRAM starts an auto precharge operation on the rising edge, which is AL + $^{\rm t}$ RTP cycles after the READ command. DRAM support a $^{\rm t}$ RAS lockout feature (see Figure 75 (page 161)). If $^{\rm t}$ RAS (MIN) is not satisfied at the edge, the starting point of the auto precharge operation will be delayed until $^{\rm t}$ RAS (MIN) is satisfied. If $^{\rm t}$ RTP (MIN) is not satisfied at the edge, the starting point of the auto precharge operation is delayed until $^{\rm t}$ RTP (MIN) is satisfied. In case the internal precharge is pushed out by $^{\rm t}$ RTP, $^{\rm t}$ RP starts at the point at which the internal precharge happens (not at the next rising clock edge after this event). The time from READ with auto precharge to the next ACTIVATE command to the same bank is AL + ($^{\rm t}$ RTP + $^{\rm t}$ RP)*, where * means rounded up to the next integer. In any event, internal precharge does not start earlier than four clocks after the last 8*n*-bit prefetch.








NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes: The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4.

3. DO n (or b) = data-out from column n (or column b).

4. BL8, RL = 5 (CL = 5, AL = 0).

Figure 68: Consecutive READ Bursts (BC4)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BC4 setting is activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ command at T0 and T4. ۷.

3. DO n (or b) = data-out from column n (or column b).

4. BC4, RL = 5 (CL = 5, AL = 0).


at



Don't Care

Transitioning Data






Notes: 1. AL = 0, RL = 8.

2. DO n (or b) = data-out from column n (or column b).

3. Seven subsequent elements of data-out appear in the programmed order following DO n.

Seven subsequent elements of data-out appear in the programmed order following DO b.

Figure 70: READ (BL8) to WRITE (BL8)




NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command T0, and the WRITE command at T6.

3. DO n = data-out from column, DI b = data-in for column b.

4. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).





NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

Don't Care

- The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at
- DO n = data-out from column n; DI n = data-in from column b. w.
 - BC4, RL = 5 (AL 0, CL = 5), WL = 5 (AL = 0, CWL = 5)4

Figure 72: READ to PRECHARGE (BL8)





Figure 71: READ (BC4) to WRITE (BC4) OTF










DQS to DQ output timing is shown in Figure 76 (page 163). The DQ transitions between valid data outputs must be within ^tDQSQ of the crossing point of DQS, DQS#. DQS must also maintain a minimum HIGH and LOW time of ^tQSH and ^tQSL. Prior to the READ preamble, the DQ balls will either be floating or terminated, depending on the status of the ODT signal.

Figure 77 (page 164) shows the strobe-to-clock timing during a READ. The crossing point DQS, DQS# must transition within \pm^t DQSCK of the clock crossing point. The data out has no timing relationship to CK, only to DQS, as shown in Figure 77 (page 164).

Figure 77 (page 164) also shows the READ preamble and postamble. Typically, both DQS and DQS# are High-Z to save power (V_{DDQ}). Prior to data output from the DRAM, DQS is driven LOW and DQS# is HIGH for ^tRPRE. This is known as the READ preamble.

The READ postamble, ^tRPST, is one half clock from the last DQS, DQS# transition. During the READ postamble, DQS is driven LOW and DQS# is HIGH. When complete, the DQ is disabled or continues terminating, depending on the state of the ODT signal. on page demonstrates how to measure ^tRPST.





NOP commands are shown for ease of illustration; other commands may be valid at these times.

The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at

Don't Care

DO n = data-out from column n. w.

BL8, RL = 5 (AL = 0, CL = 5).

Output timings are referenced to V_{DDQ}/2 and DLL on and locked. 4. 5.

^tDQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to CK. 6.

Early data transitions may not always happen at the same DQ. Data transitions of a DQ can be early or late within

Notes:



^tHZ and ^tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving ^tHZDQS and ^tHZDQ, or begins driving ^tLZDQS, ^tLZDQ. Figure 78 (page 165) shows a method of calculating the point when the device is no longer driving ^tHZDQS and ^tHZDQ, or begins driving ^tLZDQS, ^tLZDQ, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters ^tLZDQS, ^tLZDQ, ^tHZDQS, and ^tHZDQ are defined as single-ended.

Figure 77: Data Strobe Timing - READs







Figure 78: Method for Calculating ^tLZ and ^tHZ



^tHZDQS, ^tHZDQ end point = 2 × T1 - T2

 t LZDQS, t LZDQ begin point = 2 × T1 - T2

- Notes: 1. Within a burst, the rising strobe edge is not necessarily fixed at ^tDQSCK (MIN) or ^tDQSCK (MAX). Instead, the rising strobe edge can vary between ^tDQSCK (MIN) and ^tDQSCK (MAX).
 - 2. The DQS HIGH pulse width is defined by ^tQSH, and the DQS LOW pulse width is defined by ^tQSL. Likewise, ^tLZDQS (MIN) and ^tHZDQS (MIN) are not tied to ^tDQSCK (MIN) (early strobe case), and ^tLZDQS (MAX) and ^tHZDQS (MAX) are not tied to ^tDQSCK (MAX) (late strobe case); however, they tend to track one another.
 - 3. The minimum pulse width of the READ preamble is defined by ^tRPRE (MIN). The minimum pulse width of the READ postamble is defined by ^tRPST (MIN).

Figure 79: ^tRPRE Timing







Figure 80: ^tRPST Timing





WRITE Operation

WRITE bursts are initiated with a WRITE command. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is selected, the row being accessed is precharged at the end of the WRITE burst. If auto precharge is not selected, the row will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 83 (page 169) through Figure 91 (page 174), auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQS following the WRITE latency (WL) clocks later and subsequent data elements will be registered on successive edges of DQS. WRITE latency (WL) is defined as the sum of posted CAS additive latency (AL) and CAS WRITE latency (CWL): WL = AL + CWL. The values of AL and CWL are programmed in the MR0 and MR2 registers, respectively. Prior to the first valid DQS edge, a full cycle is needed (including a dummy crossover of DQS, DQS#) and specified as the WRITE preamble shown in Figure 83 (page 169). The half cycle on DQS following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQS is WL clocks $\pm^t DQSS$. Figure 84 (page 170) through Figure 91 (page 174) show the nominal case where $^t DQSS = 0$ ns; however, Figure 83 (page 169) includes $^t DQSS$ (MIN) and $^t DQSS$ (MAX) cases.

Data may be masked from completing a WRITE using data mask. The data mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z, and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be ^tCCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figure 84 (page 170) and Figure 85 (page 170) show concatenated bursts. An example of nonconsecutive WRITEs is shown in Figure 86 (page 171).

Data for any WRITE burst may be followed by a subsequent READ command after ^tWTR has been met (see Figure 87 (page 171), Figure 88 (page 172), and Figure 89 (page 173)).

Data for any WRITE burst may be followed by a subsequent PRECHARGE command, providing ^tWR has been met, as shown in Figure 90 (page 174) and Figure 91 (page 174).

Both ^tWTR and ^tWR starting time may vary, depending on the mode register settings (fixed BC4, BL8 versus OTF).



Figure 81: tWPRE Timing




Figure 82: tWPST Timing







Figure 83: WRITE Burst




Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE command at T0.
- 3. DI n = data-in for column n.
- 4. BL8, WL = 5 (AL = 0, CWL = 5).
- 5. ^tDQSS must be met at each rising clock edge.
- 6. ^tWPST is usually depicted as ending at the crossing of DQS, DQS#; however, ^tWPST actually ends when DQS no longer drives LOW and DQS# no longer drives HIGH.



Figure 84: Consecutive WRITE (BL8) to WRITE (BL8)




NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE commands at T0 and T4.

DI n (or b) = data-in for column n (or column b) m. 4.

BL8, WL = 5 (AL = 0, CWL = 5)

Figure 85: Consecutive WRITE (BC4) to WRITE (BC4) via OTF



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

BC4, WL = 5 (AL = 0, CWL = 5).


DI n (or b) = data-in for column n (or column b). w. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4. 4.

If set via MRS (fixed) tWR and tWTR would start T11 (2 cycles earlier)

Transitioning Data




Figure 86: Nonconsecutive WRITE to WRITE



- DI n (or b) = data-in for column n (or column b). Notes:
- Seven subsequent elements of data-in are applied in the programmed order following DO n.
- Each WRITE command may be to any bank. 3. 2.
 - Shown for WL = 7 (CWL = 7, AL = 0).

4.


Figure 87: WRITE (BL8) to READ (BL8)



- NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:
- ^tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T9.
- The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0. The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0. w.
 - DI n = data-in for column n.
 - 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5)R 4.



Figure 88: WRITE to READ (BC4 Mode Register Setting)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

^tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.


The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at

DI n = data-in for column n.

BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 4. 5.



Figure 89: WRITE (BC4 OTF) to READ (BC4 OTF)



NOP commands are shown for ease of illustration; other commands may be valid at these times. Notes:

^tWTR controls the WRITE-to-READ delay to the same device and starts after ^tBL.


The BC4 OTF setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and the READ command at Tn.

DI n = data-in for column n.

BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5). 4. 7.




Figure 90: WRITE (BL8) to PRECHARGE



- Notes: 1. DI n = data-in from column n.
 - 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
 - 3. Shown for WL = 7 (AL = 0, CWL = 7).

Figure 91: WRITE (BC4 Mode Register Setting) to PRECHARGE




Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data is shown at T7. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5, RL = 5.



Figure 92: WRITE (BC4 OTF) to PRECHARGE



Notes

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (tWR) is referenced from the rising clock edge at T9. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank
- 3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (OTF), WL = 5, RL = 5.

DQ Input Timing

Figure 83 (page 169) shows the strobe-to-clock timing during a WRITE burst. DQS, DQS# must transition within 0.25^tCK of the clock transitions, as limited by ^tDQSS. All data and data mask setup and hold timings are measured relative to the DQS, DQS# crossing, not the clock crossing.


The WRITE preamble and postamble are also shown in Figure 83 (page 169). One clock prior to data input to the DRAM, DQS must be HIGH and DQS# must be LOW. Then for a half clock, DQS is driven LOW (DQS# is driven HIGH) during the WRITE preamble, 'WPRE. Likewise, DQS must be kept LOW by the controller after the last data is written to the DRAM during the WRITE postamble, 'WPST.

Data setup and hold times are also shown in Figure 83 (page 169). All setup and hold times are measured from the crossing points of DQS and DQS#. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by ^tDQSH and ^tDQSL.



Figure 93: Data Input Timing





PRECHARGE Operation

Input A10 determines whether one bank or all banks are to be precharged and, in the case where only one bank is to be precharged, inputs BA[2:0] select the bank.

When all banks are to be precharged, inputs BA[2:0] are treated as "Don't Care." After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued.

SELF REFRESH Operation

The SELF REFRESH operation is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF REFRESH.

All power supply inputs (including V_{REFCA} and V_{REFDQ}) must be maintained at valid levels upon entry/exit and during self refresh mode operation. V_{REFDQ} may float or not drive $V_{DDQ}/2$ while in self refresh mode under certain conditions:

- $V_{SS} < V_{REFDQ} < V_{DD}$ is maintained.
- V_{REFDO} is valid and stable prior to CKE going back HIGH.
- The first WRITE operation may not occur earlier than 512 clocks after V_{REFDO} is valid.
- All other self refresh mode exit timing requirements are met.

The DRAM must be idle with all banks in the precharge state (${}^{t}RP$ is satisfied and no bursts are in progress) before a self refresh entry command can be issued. ODT must also be turned off before self refresh entry by registering the ODT ball LOW prior to the self refresh entry command (see On-Die Termination (ODT) (page 190) for timing requirements). If $R_{TT,nom}$ and $R_{TT(WR)}$ are disabled in the mode registers, ODT can be a "Don't Care." After the self refresh entry command is registered, CKE must be held LOW to keep the DRAM in self refresh mode.


After the DRAM has entered self refresh mode, all external control signals, except CKE and RESET#, are "Don't Care." The DRAM initiates a minimum of one REFRESH command internally within the ^tCKE period when it enters self refresh mode.

The requirements for entering and exiting self refresh mode depend on the state of the clock during self refresh mode. First and foremost, the clock must be stable (meeting ^tCK specifications) when self refresh mode is entered. If the clock remains stable and the frequency is not altered while in self refresh mode, then the DRAM is allowed to exit self refresh mode after ^tCKESR is satisfied (CKE is allowed to transition HIGH ^tCKESR later than when CKE was registered LOW). Since the clock remains stable in self refresh mode (no frequency change), ^tCKSRE and ^tCKSRX are not required. However, if the clock is altered during self refresh mode (if it is turned-off or its frequency changes), then ^tCKSRE and ^tCKSRX must be satisfied. When entering self refresh mode, ^tCKSRE must be satisfied prior to altering the clock's frequency. Prior to exiting self refresh mode, ^tCKSRX must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during self refresh exit, NOP or DES must be issued for ^tXS time. ^tXS is required for the completion of any internal refresh already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. ^tXS is also the earliest time self refresh re-entry may occur. Before a command requiring a locked DLL can be applied, a ZQCL command must be issued, ^tZQOPER timing must be met, and ^tXSDLL must be satisfied. ODT must be off during ^tXSDLL.



Figure 94: Self Refresh Entry/Exit Timing



- Notes: 1. The clock must be valid and stable, meeting ^tCK specifications at least ^tCKSRE after entering self refresh mode, and at least ^tCKSRX prior to exiting self refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self refresh mode, then ^tCKSRE and ^tCKSRX do not apply; however, ^tCKESR must be satisfied prior to exiting at SRX.
 - 2. ODT must be disabled and R_{TT} off prior to entering self refresh at state T1. If both R_{TT,nom} and R_{TT(WR)} are disabled in the mode registers, ODT can be a "Don't Care."
 - 3. Self refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
 - 4. A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
 - 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
 - 6. tXS is required before any commands not requiring a locked DLL.
 - 7. tXSDLL is required before any commands requiring a locked DLL.
 - 8. The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, ^tRP must be met, and no data bursts can be in progress.
 - 9. Self refresh exit is asynchronous; however, ^tXS and ^tXSDLL timings start at the first rising clock edge where CKE HIGH satisfies ^tISXR at Tc1. ^tCKSRX timing is also measured so that ^tISXR is satisfied at Tc1.



Extended Temperature Usage

Micron's DDR3 SDRAM support the optional extended case temperature (T_C) range of 0°C to 95°C. Thus, the SRT and ASR options must be used at a minimum.

The extended temperature range DRAM must be refreshed externally at 2x (double refresh) anytime the case temperature is above 85°C (and does not exceed 95°C). The external refresh requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self refresh mode requires either ASR or SRT to support the extended temperature. Thus, either ASR or SRT must be enabled when $T_{\rm C}$ is above 85°C or self refresh cannot be used until $T_{\rm C}$ is at or below 85°C. Table 78 summarizes the two extended temperature options and Table 79 summarizes how the two extended temperature options relate to one another.

Table 78: Self Refresh Temperature and Auto Self Refresh Description

Field	MR2 Bits	Description				
Self Re	Self Refresh Temperature (SRT)					
SRT	7	If ASR is disabled (MR2[6] = 0), SRT must be programmed to indicate T _{OPER} during self refresh: *MR2[7] = 0: Normal operating temperature range (0°C to 85°C) *MR2[7] = 1: Extended operating temperature range (0°C to 95°C) If ASR is enabled (MR2[7] = 1), SRT must be set to 0, even if the extended temperature range is supported *MR2[7] = 0: SRT is disabled				
Auto Se	elf Refresh (A	ASR)				
ASR	6	When ASR is enabled, the DRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values) * MR2[6] = 1: ASR is enabled (M7 must = 0) When ASR is not enabled, the SRT bit must be programmed to indicate T _{OPER} during SELF REFRESH operation * MR2[6] = 0: ASR is disabled; must use manual self refresh temperature (SRT)				

Table 79: Self Refresh Mode Summary

MR2[6] (ASR)	MR2[7] (SRT)	SELF REFRESH Operation	Permitted Operating Temperature Range for Self Refresh Mode
0	0	Self refresh mode is supported in the normal temperature range	Normal (0°C to 85°C)
0	1	Self refresh mode is supported in normal and extended temper- ature ranges; When SRT is enabled, it increases self refresh power consumption	Normal and extended (0°C to 95°C)
1		Self refresh mode is supported in normal and extended temperature ranges; Self refresh power consumption may be temperature-dependent	Normal and extended (0°C to 95°C)
1	1	Illegal	



Power-Down Mode

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while an MRS, MPR, ZQCAL, READ, or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations (such as ROW ACTIVATION, PRECHARGE, auto precharge, or REFRESH) are in progress. However, the power-down $\rm I_{DD}$ specifications are not applicable until such operations have completed. Depending on the previous DRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 80). Timing diagrams detailing the different power-down mode entry and exits are shown in Figure 95 (page 182) through Figure 104 (page 186).

Table 80: Command to Power-Down Entry Parameters

DRAM Status	Last Command Prior to CKE LOW ¹	Parameter (Min)	Parameter Value	Figure
Idle or active	ACTIVATE	^t ACTPDEN	1 ^t CK	Figure 102 (page 185)
Idle or active	PRECHARGE	^t PRPDEN	1 ^t CK	Figure 103 (page 186)
Active	READ or READAP	^t RDPDEN	$RL + 4^{t}CK + 1^{t}CK$	Figure 98 (page 183)
Active	WRITE: BL8OTF, BL8MRS, BC4OTF	^t WRPDEN	WL + 4 ^t CK + ^t WR/ ^t CK	Figure 99 (page 184)
Active	WRITE: BC4MRS		WL + 2 ^t CK + ^t WR/ ^t CK	Figure 99 (page 184)
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	^t WRAPDEN	WL + 4 ^t CK + WR + 1 ^t CK	Figure 100 (page 184)
Active	WRITEAP: BC4MRS		WL + 2 ^t CK + WR + 1 ^t CK	Figure 100 (page 184)
Idle	REFRESH	^t REFPDEN	1 ^t CK	Figure 101 (page 185)
Power-down	REFRESH	tXPDLL	Greater of 10 ^t CK or 24ns	Figure 105 (page 187)
Idle	MODE REGISTER SET	^t MRSPDEN	^t MOD	Figure 104 (page 186)

Note: 1. If slow-exit mode precharge power-down is enabled and entered, ODT becomes asynchronous [†]ANPD prior to CKE going LOW and remains asynchronous until [†]ANPD + [†]XPDLL after CKE goes HIGH.

Entering power-down disables the input and output buffers, excluding CK, CK#, ODT, CKE, and RESET#. NOP or DES commands are required until tCPDED has been satisfied, at which time all specified input/output buffers are disabled. The DLL should be in a locked state when power-down is entered for the fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper READ operation as well as synchronous ODT operation.

During power-down entry, if any bank remains open after all in-progress commands are complete, the DRAM will be in active power-down mode. If all banks are closed after all in-progress commands are complete, the DRAM will be in precharge power-down mode. Precharge power-down mode must be programmed to exit with either a slow exit mode or a fast exit mode. When entering precharge power-down mode, the DLL is turned off in slow exit mode or kept on in fast exit mode.

The DLL also remains on when entering active power-down. ODT has special timing constraints when slow exit mode precharge power-down is enabled and entered. Refer to Asynchronous ODT Mode (page 203) for detailed ODT usage requirements in slow



exit mode precharge power-down. A summary of the two power-down modes is listed in Table 81 (page 181).

While in either power-down state, CKE is held LOW, RESET# is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are "Don't Care." If RESET# goes LOW during power-down, the DRAM will switch out of power-down mode and go into the reset state. After CKE is registered LOW, CKE must remain LOW until ^tPD (MIN) has been satisfied. The maximum time allowed for power-down duration is ^tPD (MAX) (9 × ^tREFI).

The power-down states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until ^tCKE has been satisfied. A valid, executable command may be applied after power-down exit latency, ^tXP, and ^tXPDLL have been satisfied. A summary of the power-down modes is listed below.

For specific CKE-intensive operations, such as repeating a power-down-exit-to-refresh-to-power-down-entry sequence, the number of clock cycles between power-down exit and power-down entry may not be sufficient to keep the DLL properly updated. In addition to meeting ^tPD when the REFRESH command is used between power-down exit and power-down entry, two other conditions must be met. First, ^tXP must be satisfied before issuing the REFRESH command. Second, ^tXPDLL must be satisfied before the next power-down may be entered. An example is shown in Figure 105 (page 187).

Table 81: Power-Down Modes

DRAM State	MR0[12]	DLL State	Power- Down Exit	Relevant Parameters
Active (any bank open)	"Don't Care"	On	Fast	^t XP to any other valid command
Precharged	1	On	Fast	^t XP to any other valid command
(all banks precharged)	0	Off		^t XPDLL to commands that require the DLL to be locked (READ, RDAP, or ODT on); ^t XP to any other valid command



Figure 95: Active Power-Down Entry and Exit




Figure 96: Precharge Power-Down (Fast-Exit Mode) Entry and Exit








Figure 97: Precharge Power-Down (Slow-Exit Mode) Entry and Exit



Notes: 1. Any valid command not requiring a locked DLL.


2. Any valid command requiring a locked DLL.

Figure 98: Power-Down Entry After READ or READ with Auto Precharge (RDAP)










Note: 1. CKE can go LOW 2^tCK earlier if BC4MRS.

Figure 100: Power-Down Entry After WRITE with Auto Precharge (WRAP)




Notes: 1. ^tWR is programmed through MR0[11:9] and represents ^tWRmin (ns)/^tCK rounded up to the next integer ^tCK.

2. CKE can go LOW 2^tCK earlier if BC4MRS.



Figure 101: REFRESH to Power-Down Entry



Note: 1. After CKE goes HIGH during ^tRFC, CKE must remain HIGH until ^tRFC is satisfied.

Figure 102: ACTIVATE to Power-Down Entry






Figure 103: PRECHARGE to Power-Down Entry






Figure 104: MRS Command to Power-Down Entry



186



Figure 105: Power-Down Exit to Refresh to Power-Down Entry



Notes: 1. ^tXP must be satisfied before issuing the command.

2. ^tXPDLL must be satisfied (referenced to the registration of power-down exit) before the next power-down can be entered.




RESET Operation

The RESET signal (RESET#) is an asynchronous reset signal that triggers any time it drops LOW, and there are no restrictions about when it can go LOW. After RESET# goes LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT ($R_{\rm TT}$) turns off (High-Z), and the DRAM resets itself. CKE should be driven LOW prior to RESET# being driven HIGH. After RESET# goes HIGH, the DRAM must be re-initialized as though a normal power-up was executed. All refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.



Figure 106: RESET Sequence



Note: 1. The minimum time required is the longer of 10ns or 5 clocks.




On-Die Termination (ODT)

On-die termination (ODT) is a feature that enables the DRAM to enable/disable and turn on/off termination resistance for each DQ, DQS, DQS#, and DM for the x4 and x8 configurations (and TDQS, TDQS# for the x8 configuration, when enabled). ODT is applied to each DQ, UDQS, UDQS#, LDQS#, UDM, and LDM signal for the x16 configuration.

ODT is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the DRAM's internal termination resistance for any grouping of DRAM devices. ODT is not supported during DLL disable mode (simple functional representation shown below). The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information

Figure 107: On-Die Termination



Functional Representation of ODT

The value of R_{TT} (ODT termination resistance value) is determined by the settings of several mode register bits (see Table 86 (page 193)). The ODT ball is ignored while in self refresh mode (must be turned off prior to self refresh entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous mode (when the DLL is off during precharge power-down or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during writes and provides OTF switching from no R_{TT} or $R_{TT,nom}$ to $R_{TT,nom}$

The actual effective termination, $R_{TT(EFF)}$, may be different from R_{TT} targeted due to nonlinearity of the termination. For $R_{TT(EFF)}$ values and calculations, see ODT Characteristics (page 54).

Nominal ODT

ODT (NOM) is the base termination resistance for each applicable ball; it is enabled or disabled via MR1[9, 6, 2] (see Mode Register 1 (MR1) Definition), and it is turned on or off via the ODT ball.



Table 82: Truth Table - ODT (Nominal)

Note 1 applies to the entire table

MR1[9, 6, 2]	ODT Pin	DRAM Termination State	DRAM State	Notes
000	0	R _{TT,nom} disabled, ODT off	Any valid	2
000	1	R _{TT,nom} disabled, ODT on	Any valid except self refresh, read	3
000–101	0	R _{TT,nom} enabled, ODT off	Any valid	2
000–101	1	R _{TT,nom} enabled, ODT on	Any valid except self refresh, read	3
110 and 111	Х	R _{TT,nom} reserved, ODT on or off	Illegal	

Notes

- 1. Assumes dynamic ODT is disabled (see Dynamic ODT (page 192) when enabled).
- 2. ODT is enabled and active during most writes for proper termination, but it is not illegal for it to be off during writes.
- 3. ODT must be disabled during reads. The R_{TT,nom} value is restricted during writes. Dynamic ODT is applicable if enabled.

Nominal ODT resistance $R_{TT,nom}$ is defined by MR1[9, 6, 2], as shown in Mode Register 1 (MR1) Definition. The $R_{TT,nom}$ termination value applies to the output pins previously mentioned. DDR3 SDRAM supports multiple $R_{TT,nom}$ values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 240 Ω . $R_{TT,nom}$ termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self refresh mode.

Write accesses use $R_{TT,nom}$ if dynamic ODT ($R_{TT(WR)}$) is disabled. If $R_{TT,nom}$ is used during writes, only RZQ/2, RZQ/4, and RZQ/6 are allowed (see Table 86 (page 193)). ODT timings are summarized in Table 83 (page 191), as well as listed in Table 55 (page 76).

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in Synchronous ODT Mode (page 198).

Table 83: ODT Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Unit
ODTLon	ODT synchronous turn-on delay	ODT registered HIGH	R _{TT(ON)} ± ^t AON	CWL + AL - 2	^t CK
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	R _{TT(OFF)} ± ^t AOF	CWL + AL - 2	^t CK
^t AONPD	ODT asynchronous turn-on delay	ODT registered HIGH	R _{TT(ON)}	2–8.5	ns
^t AOFPD	ODT asynchronous turn-off delay	ODT registered HIGH	R _{TT(OFF)}	2–8.5	ns
ODTH4	ODT minimum HIGH time after ODT assertion or write (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 ^t CK	^t CK
ODTH8	ODT minimum HIGH time after write (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 ^t CK	^t CK
^t AON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	R _{TT(ON)}	See Table 55 (page 76)	ps
^t AOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	R _{TT(OFF)}	0.5 ^t CK ± 0.2 ^t CK	^t CK



Dynamic ODT

In certain application cases, and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command, essentially changing the ODT termination on the fly. With dynamic ODT $R_{TT(WR)}$) enabled, the DRAM switches from nominal ODT $R_{TT,nom}$) to dynamic ODT $R_{TT(WR)}$) when beginning a WRITE burst and subsequently switches back to nominal ODT $R_{TT,nom}$) at the completion of the WRITE burst. This requirement is supported by the dynamic ODT feature, as described below.

Dynamic ODT Special Use Case

When DDR3 devices are architect as a single rank memory array, dynamic ODT offers a special use case: the ODT ball can be wired high (via a current limiting resistor preferred) by having $R_{TT,nom}$ disabled via MR1 and $R_{TT(WR)}$ enabled via MR2. This will allow the ODT signal not to have to be routed yet the DRAM can provide ODT coverage during write accesses.

When enabling this special use case, some standard ODT spec conditions may be violated: ODT is sometimes suppose to be held low. Such ODT spec violation (ODT not LOW) is allowed under this special use case. Most notably, if Write Leveling is used, this would appear to be a problem since $R_{\rm TT(WR)}$ can not be used (should be disabled) and $R_{\rm TT(NOM)}$ should be used. For Write leveling during this special use case, with the DLL locked, then $R_{\rm TT(NOM)}$ maybe enabled when entering Write Leveling mode and disabled when exiting Write Leveling mode. More so, $R_{\rm TT(NOM)}$ must be enabled when enabling Write Leveling, via same MR1 load, and disabled when disabling Write Leveling, via same MR1 load if $R_{\rm TT(NOM)}$ is to be used.

ODT will turn-on within a delay of ODTLon + ${}^{t}AON + {}^{t}MOD + 1CK$ (enabling via MR1) or turn-off within a delay of ODTLoff + ${}^{t}AOF + {}^{t}MOD + 1CK$. As seen in the table below, between the Load Mode of MR1 and the previously specified delay, the value of ODT is uncertain. this means the DQ ODT termination could turn-on and then turn-off again during the period of stated uncertainty.

Table 84: Write Leveling with Dynamic ODT Special Case

Begin R _{TT,nom} Uncertainty	End R _{TT,nom} Uncertainty	I/Os	R _{TT,nom} Final State
MR1 load mode command:	ODTLon + ^t AON + ^t MOD + 1CK	DQS, DQS#	Drive R _{TT,nom} value
Enable Write Leveling and R _{TT(NOM)}		DQs	No R _{TT,nom}
MR1 load mode command:	ODTLoff + ^t AOFF + ^t MOD + 1CK	DQS, DQS#	No R _{TT,nom}
Disable Write Leveling and R _{TT(NOM)}		DQs	No R _{TT,nom}

Functional Description

The dynamic ODT mode is enabled if either MR2[9] or MR2[10] is set to 1. Dynamic ODT is not supported during DLL disable mode so $R_{TT(WR)}$ must be disabled. The dynamic ODT function is described below:

- Two R_{TT} values are available—R_{TT,nom} and R_{TT(WR)}.
 - The value for R_{TT,nom} is preselected via MR1[9, 6, 2].
 - The value for R_{TT(WR)} is preselected via MR2[10, 9].



- During DRAM operation without READ or WRITE commands, the termination is controlled.
 - Nominal termination strength R_{TT.nom} is used.
 - Termination on/off timing is controlled via the ODT ball and latencies ODTLon and ODTLoff.
- When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered, and if dynamic ODT is enabled, the ODT termination is controlled.
 - A latency of ODTLcnw after the WRITE command: termination strength $R_{TT,nom}$ switches to $R_{TT(WR)}$
 - A latency of ODTLcwn8 (for BL8, fixed or OTF) or ODTLcwn4 (for BC4, fixed or OTF) after the WRITE command: termination strength R_{TT(WR)} switches back to R_{TT,nom}.
 - On/off termination timing is controlled via the ODT ball and determined by ODT-Lon, ODTLoff, ODTH4, and ODTH8.
 - During the ^tADC transition window, the value of R_{TT} is undefined.

ODT is constrained during writes and when dynamic ODT is enabled (see Table 85 (page 193)). ODT timings listed in Table 83 (page 191) also apply to dynamic ODT mode.

Table 85: Dynamic ODT Specific Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Unit
ODTLcnw	Change from R _{TT,nom} to R _{TT(WR)}	Write registration	R_{TT} switched from $R_{TT,nom}$ to $R_{TT(WR)}$	WL - 2	^t CK
ODTLcwn4	Change from R _{TT(WR)} to R _{TT,nom} (BC4)	Write registration	R_{TT} switched from $R_{TT(WR)}$ to $R_{TT,nom}$	4 ^t CK + ODTL off	^t CK
ODTLcwn8	Change from R _{TT(WR)} to R _{TT,nom} (BL8)	Write registration	R_{TT} switched from $R_{TT(WR)}$ to $R_{TT,nom}$	6 ^t CK + ODTL off	^t CK
^t ADC	R _{TT} change skew	ODTLcnw completed	R _{TT} transition complete	0.5 ^t CK ± 0.2 ^t CK	^t CK

Table 86: Mode Registers for R_{TT,nom}

	MR1 (R _{TT,nom})				
M9	M6	M2	R _{TT,nom} (RZQ)	R _{TT,nom} (Ohm)	R _{TT,nom} Mode Restriction
0	0	0	Off	Off	n/a
0	0	1	RZQ/4	60	Self refresh
0	1	0	RZQ/2	120	
0	1	1	RZQ/6	40	
1	0	0	RZQ/12	20	Self refresh, write
1	0	1	RZQ/8	30	
1	1	0	Reserved	Reserved	n/a
1	1	1	Reserved	Reserved	n/a

Note: 1. $RZQ = 240\Omega$. If $R_{TI,nom}$ is used during WRITEs, only RZQ/2, RZQ/4, RZQ/6 are allowed.



Table 87: Mode Registers for $R_{TT(WR)}$


MR2 ((R _{TT(WR)})		
M10	М9	R _{TT(WR)} (RZQ)	R _{TT(WR)} (Ohm)
0	0	Dynamic ODT off: WRIT	E does not affect R _{TT,nom}
0	1	RZQ/4	60
1	0	RZQ/2	120
1	1	Reserved	Reserved

Table 88: Timing Diagrams for Dynamic ODT

Figure and Page	Title
Figure 108 (page 195)	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4
Figure 109 (page 195)	Dynamic ODT: Without WRITE Command
Figure 110 (page 196)	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8
Figure 111 (page 197)	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4
Figure 112 (page 197)	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4




Figure 108: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4



- Via MRS or OTF. AL = 0, CWL = 5. $R_{TT,nom}$ and $R_{TT(WR)}$ are enabled. Notes:
- ODTH4 applies to first registering ODT HIGH and then to the registration of the WRITE command. In this example, ODTH4 is satisfied if ODT goes LOW at T8 (four clocks after the WRITE command)

Figure 109: Dynamic ODT: Without WRITE Command




Don't Care

Transitioning

- AL = 0, CWL = 5. $R_{T,nom}$ is enabled and $R_{TT(WR)}$ is either enabled or disabled.
- ODTH4 is defined from ODT registered HIGH to ODT registered LOW; in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal. ς. Notes:






Via MRS or OTF; AL = 0, CWL = 5. If $R_{TT,nom}$ can be either enabled or disabled, ODT can be HIGH. $R_{TT(WR)}$ is enabled. In this example, ODTH8 = 6 is satisfied exactly. Notes:




Figure 111: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4



Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. $R_{TT,nom}$ and $R_{TT(WR)}$ are enabled.

2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW, so in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.

Figure 112: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4



25: 1. Via MRS or OTF. AL = 0, CWL = 5. $R_{TT,nom}$ can be either enabled or disabled. If disabled, ODT can remain HIGH. $R_{TT(WR)}$ is enabled.

2. In this example ODTH4 = 4 is satisfied exactly.



Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked and when either $R_{TT,nom}$ or $R_{TT(WR)}$ is enabled. Based on the power-down definition, these modes are:

- · Any bank active with CKE HIGH
- · Refresh mode with CKE HIGH
- · Idle mode with CKE HIGH
- Active power-down mode (regardless of MR0[12])
- Precharge power-down mode if DLL is enabled by MR0[12] during precharge power-down

ODT Latency and Posted ODT

In synchronous ODT mode, R_{TT} turns on ODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTLoff clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by ^tAON and ^tAOF around each clock edge (see Table 89 (page 199)). The ODT latency is tied to the WRITE latency (WL) by ODTLon = WL - 2 and ODTLoff = WL - 2.

Since write latency is made up of CAS WRITE latency (CWL) and additive latency (AL), the AL programmed into the mode register (MR1[4, 3]) also applies to the ODT signal. The device's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTLon = CWL + AL - 2 and ODTLoff = CWL + AL - 2.

Timing Parameters

Synchronous ODT mode uses the following timing parameters: ODTLon, ODTLoff, ODTH4, ODTH8, t AON, and t AOF. The minimum R_{TT} turn-on time (t AON [MIN]) is the point at which the device leaves High-Z and ODT resistance begins to turn on. Maximum R_{TT} turn-on time (t AON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTLon. The minimum R_{TT} turn-off time (t AOF [MIN]) is the point at which the device starts to turn off ODT resistance. The maximum R_{TT} turn off time (t AOF [MAX]) is the point at which ODT has reached High-Z. Both are measured from ODTLoff.


When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the DRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 114 (page 200)). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.



Table 89: Synchronous ODT Parameters


				Definition for All	
Symbol	Description	Begins at	Defined to	DDR3 Speed Bins	Onit
ODTLon	ODTLon ODT synchronous turn-on delay	ODT registered HIGH	R _{TT(ON)} ± ^t AON	CWL + AL - 2	tCK
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	R _{TT(OFF)} ± ^t AOF	CWL +AL - 2	[†] CK
ОДТН4	ODT minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 ^t CK	[†] CK
ОДТН8	ODT minimum HIGH time after WRITE Write registration with ODT HIGH (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 ^t CK	tCK
tAON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	R _{TT} (ON)	See Table 55 (page 76)	bs
^t AOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	R _{ТТ} (оғғ)	$0.5^{t}CK \pm 0.2^{t}CK$	[‡] CK

Figure 113: Synchronous ODT



Note: 1. AL = 3; CWL = 5; ODTLon = WL = 6.0; ODTLoff = WL - 2 = 6. $R_{TT,nom}$ is enabled.





Notes: 1. WL = 7. $R_{T,nom}$ is enabled. $R_{TT(WR)}$ is disabled.

.. ODT must be held HIGH for at least ODTH4 after assertion (T1).

HAOF (MAX)

◆—^tAOF (MIN)

/// Don't Care

Transitioning

3. ODT must be kept HIGH ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (T7).

ODTH is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of the WRITE command with ODT HIGH to ODT registered LOW. 4.

Although ODTH4 is satisfied from ODT registered HIGH at T6, ODT must not go LOW before T11 as ODTH4 must also be satisfied from the registration of the WRITE command at T7. ъ.





ODT Off During READs

Because the device cannot terminate and drive at the same time, R_{TT} must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW (if either $R_{TT,nom}$ or $R_{TT(WR)}$ is enabled). R_{TT} may not be enabled until the end of the postamble, as shown in the following example.

Note: ODT may be disabled earlier and enabled later than shown in Figure 115 (page 202).



tAON (MAX) ODTLon = CWL + AL - 2 tAOF (MAX) * TAOF (MIN) **J** ODTLoff = CWL + AL - 2 RL = AL + CLAddress Command 8 #YO ODT R ≓ DQS, DQS# ຽ

+ CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8. RT,nom is enabled. RT(WR) is a "Don't Care." = AL = 6; AL = CL - 1 = 5; RL ODT must be disabled externally during READs by driving ODT LOW. For example, CL Note:

Don't Care

Transitioning

Figure 115: ODT During READs






Asynchronous ODT Mode

Asynchronous ODT mode is available when the DRAM runs in DLL on mode and when either $R_{TT,nom}$ or $R_{TT(WR)}$ is enabled; however, the DLL is temporarily turned off in precharged power-down standby (via MR0[12]). Additionally, ODT operates asynchronously when the DLL is synchronizing after being reset. See Power-Down Mode (page 180) for definition and guidance over power-down details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls R_{TT} by analog time. The timing parameters tAONPD and tAOFPD replace ODTLon/ tAON and ODTLoff/ tAOF , respectively, when ODT operates asynchronously.

The minimum R_{TT} turn-on time ('AONPD [MIN]) is the point at which the device termination circuit leaves High-Z and ODT resistance begins to turn on. Maximum R_{TT} turn-on time ('AONPD [MAX]) is the point at which ODT resistance is fully on. 'AONPD (MIN) and 'AONPD (MAX) are measured from ODT being sampled HIGH.

The minimum R_{TT} turn-off time (${}^{t}AOFPD$ [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum R_{TT} turn-off time (${}^{t}AOFPD$ [MAX]) is the point at which ODT has reached High-Z. ${}^{t}AOFPD$ (MIN) and ${}^{t}AOFPD$ (MAX) are measured from ODT being sampled LOW.



Note: 1. AL is ignored.

Table 90: Asynchronous ODT Timing Parameters for All Speed Bins

Symbol	Description	Min	Мах	Unit
[†] AONPD	Asynchronous R _{TT} turn-on delay (power-down with DLL off)	2	8.5	ns
tAOFPD	Asynchronous R _{TT} turn-off delay (power-down with DLL off)	2	8.5	ns

Figure 116: Asynchronous ODT Timing with Fast ODT Transition



Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)

There is a transition period around power-down entry (PDE) where the DRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in precharge power-down mode by the setting MR0[12] = 0. Power-down entry begins t ANPD prior to CKE first being registered LOW, and ends when CKE is first registered LOW. t ANPD is equal to the greater of ODTLoff + t CK or ODTLon + t CK. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, power-down entry ends t RFC after the REFRESH command, rather than when CKE is first registered LOW. Power-down entry then becomes the greater of t ANPD and t RFC - REFRESH command to CKE registered LOW.

ODT assertion during power-down entry results in an R_{TT} change as early as the lesser of ^tAONPD (MIN) and ODTLon \times ^tCK + ^tAON (MIN), or as late as the greater of ^tAONPD (MAX) and ODTLon \times ^tCK + ^tAON (MAX). ODT de-assertion during power-down entry can result in an R_{TT} change as early as the lesser of ^tAOFPD (MIN) and ODTLoff \times ^tCK + ^tAOF (MIN), or as late as the greater of ^tAOFPD (MAX) and ODTLoff \times ^tCK + ^tAOF (MAX). Table 91 (page 206) summarizes these parameters.

If AL has a large value, the uncertainty of the state of R_{TT} becomes quite large. This is because ODTLon and ODTLoff are derived from the WL; and WL is equal to CWL + AL. Figure 117 (page 206) shows three different cases:


- ODT_A: Synchronous behavior before ^tANPD.
- ODT_B: ODT state changes during the transition period with [†]AONPD (MIN) <
 ODTLon × [†]CK + [†]AON (MIN) and [†]AONPD (MAX) > ODTLon × [†]CK + [†]AON (MAX).
- ODT_C: ODT state changes after the transition period with asynchronous behavior.



Table 91: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period

Description	Min	Мах
Power-down entry transition period (power-down entry)	Greater of: 'ANPD or	Greater of: ^t ANPD or ^t RFC - refresh to CKE LOW
Power-down exit transition period (power-down exit)	†ANPE	tanpd + txpdlL
ODT to R_{TT} turn-on delay (ODTLon = WL - 2)	Lesser of: [†] AONPD (MIN) (2ns) or ODTLon × [†] CK + [†] AON (MIN)	Greater of: [†] AONPD (MAX) (8.5ns) or ODTLon × [†] CK + [†] AON (MAX)
ODT to R_{TT} turn-off delay (ODTLoff = WL - 2)	Lesser of: ${}^{t}AOFPD$ (MIN) (2ns) or ODTLoff \times ${}^{t}CK$ + ${}^{t}AOF$ (MIN)	Greater of: [†] AOFPD (MAX) (8.5ns) or ODTLoff × [†] CK + [†] AOF (MAX)
†ANPD	WL - 1 (greater of OE	WL - 1 (greater of ODTLoff + 1 or ODTLon + 1)

Figure 117: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry



Note: 1. AL = 0; CWL = 5; ODTL(off) = WL - 2 = 3.

1Gb: x4, x8, x16 DDR3 SDRAM Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

The DRAM's ODT can exhibit either asynchronous or synchronous behavior during power-down exit (PDX). This transition period occurs if the DLL is selected to be off when in precharge power-down mode by setting MR0[12] to 0. Power-down exit begins ^tANPD prior to CKE first being registered HIGH, and ends ^tXPDLL after CKE is first registered HIGH. ^tANPD is equal to the greater of ODTLoff + 1^tCK or ODTLon + 1^tCK. The transition period is ^tANPD + ^tXPDLL.

ODT assertion during power-down exit results in an R_{TT} change as early as the lesser of tAONPD (MIN) and ODTLon \times tCK + tAON (MIN), or as late as the greater of tAONPD (MAX) and ODTLon \times tCK + tAON (MAX). ODT de-assertion during power-down exit may result in an R_{TT} change as early as the lesser of tAOFPD (MIN) and ODTLoff \times tCK + tAOF (MIN), or as late as the greater of tAOFPD (MAX) and ODTLoff \times tCK + tAOF (MAX). Table 91 (page 206) summarizes these parameters.


If AL has a large value, the uncertainty of the R_{TT} state becomes quite large. This is because ODTLon and ODTLoff are derived from WL, and WL is equal to CWL + AL. Figure 118 (page 208) shows three different cases:

- ODT C: Asynchronous behavior before [†]ANPD.
- ODT B: ODT state changes during the transition period, with ^tAOFPD (MIN) < ODTLoff × ^tCK + ^tAOF (MIN), and ODTLoff × ^tCK + ^tAOF (MAX) > ^tAOFPD (MAX).
- ODT A: ODT state changes after the transition period with synchronous response.

Don't Care

Transitioning

Indicates break in time scale



Note: 1. CL = 6; AL = CL - 1; CWL = 5; ODTLoff = WL - 2 = 8.



1Gb: x4, x8, x16 DDR3 SDRAM Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)

If the time in the precharge power-down or idle states is very short (short CKE LOW pulse), the power-down entry and power-down exit transition periods overlap. When overlap occurs, the response of the DRAM's R_{TT} to a change in the ODT state can be synchronous or asynchronous from the start of the power-down entry transition period to the end of the power-down exit transition period, even if the entry period ends later than the exit period.

If the time in the idle state is very short (short CKE HIGH pulse), the power-down exit and power-down entry transition periods overlap. When this overlap occurs, the response of the DRAM's $R_{\rm TT}$ to a change in the ODT state may be synchronous or asynchronous from the start of power-down exit transition period to the end of the power-down entry transition period.





Figure 120: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping



AL = 0, WL = 5, $^{t}ANPD = 4$. Note:

Don't Care

1Gb: x4, x8, x16 DDR3 SDRAM Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.