



RegisterXY(256bit)

Vector Processing (SIMD)

10	20	30	40
----	----	----	----



SINGLE SIMD ADD INSTRUCTION



Result Register

Total: 1 Instruction, Simultaneous Execution