

1.0 QS1R DDC Registers All registers are 32 bits wide.

DI	OC_	_ V]	ER.	SIC	N_	RF	EG	(0x	(00) — 1	rea	d o	nly																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	1	1	1	0	0	0	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1

Represents 0x07192011 – date of creation or version number.

DI	DC	_C	ON	TR	OI	R	REC	5_0	(0:	x01) –	rea	d/v	vrit	te																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
M A S T E R R	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	D A C C L K	W B B Y P A S S	D A C E X T	D A C B Y P A S							
E T				2				2				2				2	2											L E C T		T E E N	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 0	DAC Bypass	Set to 1 to bypass the DAC audio output.
Bit 1	DAC External Muting Enable	Set to 1 to enable external DAC muting input.
Bit 2	Wide Band Data Bypass	Set to 1 to bypass wideband data output on EP8.
Bit 3	DAC Clock Select	Set to 0 for 24 kSPS, set to 1 for 48 kSPS.
Bits 4 through 30	Not currently used.	
Bit 31	Master Reset	Set to 1 to hold DDC in reset.

Value on power up is 0x00000000.



Dl	OC_	C	ON	TR	OI	_R	EC	5_1	(02	x02) –	rea	d/v	vrit	te																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	D I	R A	P G								
																													H E R	D O M	A
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 0	ADC PGA Gain Select	Set to 0 for low gain, set to 1 for high gain.
Bit 1	ADC Randomizer Enable	Set to 1 to enable ADC randomizer function.
Bit 2	ADC Dither Enable	Set to 1 to enable ADC dithering function.
Bits 3 through 31	Not currently used.	

Value on power up is 0x00000000.

DDC_SAMPL	E_RAT	E_REG – read/write	
Sample Rate		Usable Bandwidth	
25000	SPS	20	kHz
50000	SPS	40	kHz
125000	SPS	100	kHz
250000	SPS	200	kHz
625000	SPS	500	kHz
1250000	SPS	1.0	MHz
1562500	SPS	1.2	MHz
2500000	SPS	2.0	MHz

Writing other values than those above to the DDC sample rate register will cause a default to 50000 SPS.

Value on power up is 0x00000000.

QuickSilver SRL-LLC QS1R Interface Documentation

\mathbf{G}	PIC)_(CON	ITI	RO	L_1	RE	G (0x0)3) ·	– r	ead	/wr	ite																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	G P I O 1	G P I O 1	G P I O 1	G P I O 1	G P I O 1	G P I O 9	G P I O 8	G P I O 7	G P I O 6	G P I O 5	G P I O 4	G P I O 3	G P I O 2	G P I O 1	G P I O
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Writing a 1 to the associated bit in this register causes the GPIO pin to become an input. Writing a 0 to the associated bit in this register cause the GPIO pin to become an output.

Value on power up is 0xFFFFFFF.

G	PIC	<u></u>	O _1	RE	G (0x()4)	– r	ead	/wı	rite																				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	G P I O 1	G P I O 1	G P I O 1	G P I O 1	G P I O 1	G P I O 9	G P I O 8	G P I O 7	G P I O 6	G P I O 5	G P I O 4	G P I O 3	G P I O 2	G P I O 1	G P I O
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

On read, indicates whether the associated pin is low (0) or high (1). On write, sets the associated pin low (0) or high (1).

Value on power up is 0x00000000.

RI	FB_	C)N	ΓR	OL	_R	EG	6 (0	x05	5) –	rea	ıd/v	wri	te																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	R F B 1	R F B 1	R F B	R F B	R F B	R F B	R F B 5	R F B 4	R F B	R F B	R F B	R F B																			
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Writing a 1 to the associated bit in this register causes the RFB pin to become an input. Writing a 0 to the associated bit in this register cause the RFB pin to become an output.

Value on power up is 0xFFFFFFF.

QuickSilver SRL-LLC QS1R Interface Documentation

R	FB_	ΙΟ	_R	EG	(0:	x06	<u>)</u> –	rea	ıd/v	vri	te																				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	N A	R F B 1	R F B 1	R F B	R F B	R F B	R F B	R F B 5	R F B 4	R F B	R F B 2	R F B	R F B							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

On read, indicates whether the associated pin is low (0) or high (1). On write, sets the associated pin low (0) or high (1).

Value on power up is 0x00000000.

EX	KT_	C	ON'	ΓR	OL	_R	EG	6 (0	x07	<u>') –</u>	rea	ad/v	wri	te																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	N A	E X T 1	E X T 1 8	E X T 1	E X T 1 6	E X T 1 5	E X T 1	E X T 1	E X T 1	E X T 1	E X T 1	1	E X T 8	E X T 7	E X T 6	E X T 5	E X T 4	E X T 3	E X T 2	E X T 1	E X T 0										
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Writing a 1 to the associated bit in this register causes the EXT pin to become an input. Writing a 0 to the associated bit in this register cause the EXT pin to become an output.

Value on power up is 0xFFFFFFF.

EX	KT_	IO	_R	EG	6 (0	x08	3) –	rea	ad/v	wri	te																				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
N A	E X T 1	E X T 1	E X T 1	E X T 1 6	E X T 1	E X T 1	E X T 1	E X T 1	E X T 1	E X T 1	E X T 9	E X T 8	E X T 7	E X T 6	E X T 5	E X T 4	E X T 3	E X T 2	E X T 1	E X T 0											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

On read, indicates whether the associated pin is low (0) or high (1). On write, sets the associated pin low (0) or high (1).

Value on power up is 0x00000000.

DDC FREQRX0 REG (0x09) – read/write

Receiver 0 frequency control register.

register value = desired freq hz / (encode clock freq hz + correction hz) * 4294967296

encode clock freq hz = 125000000 (125 MHz) for all QS1R receivers.

Value on power up is 0x00000000.

DDC FREQRX1 REG (0x0A) - read/write

Receiver 1 frequency control register. Not currently implemented. For future use.

DDC FREQRX2 REG (0x0B) – read/write

Receiver 2 frequency control register. Not currently implemented. For future use.

DDC FREQRX3 REG (0x0C) - read/write

Receiver 3 frequency control register. Not currently implemented. For future use.

2.0 Endpoint Descriptions and Data Formats

Endpoint 2 Data Format

Endpoint 2 is the audio DAC write channel. The audio DAC takes 16 bit L/R samples written to endpoint 2 and writes them to the DAC. The audio DAC can operate at either 24 kSPS or 48 kSPS by selecting the DAC clock in the **DDC_CONTROL_REG_0** (0x01), bit 3. The data to the DAC should be written in the following sequence: LRLRLR...

Endpoint 4 Data Format

Endpoint 4 is the FPGA configuration write channel. It is used by the QS1R firmware to transfer the FPGA configuration file in large blocks to the FPGA. This speeds up FPGA configuration. After the FPGA is configured, endpoint 4 is not used in normal operation.

Endpoint 6 Data Format

Endpoint 6 is the DDC data output read channel. The DDC decimates to the sample rate set in the DDC_SAMPLE_RATE_REG (0x03) and outputs 32 bit wide I and Q samples in the following sequence: QIQIQI...

Endpoint 8 Data Format

Endpoint 8 is the wide band data output read channel. The DDC buffers 16384, 16 bit data samples directly from the ADC and outputs them in a block on endpoint 8. This contains the 0 to 62.5 MHz spectrum.

3.0 Programming Examples

The following programming examples will use the Python <u>qs_io.py</u> module. You will need to have <u>Python 2.7</u> installed. You will also need to install the <u>pyusb</u> module to use these examples.

Finding All QS1R Receivers on USB

The above example uses the first QS1R that is found on USB.

The QS1R Firmware

On power up, the QS1R does not contain any firmware. The firmware file and FPGA configuration file must be downloaded to the QS1R board. The Cypress Cy7C68013A microprocessor on the QS1R board contains a firmware loader function that must be used to download the QS1R firmware into the microprocessor's RAM.

```
success = qsio.load_firmware('qs1r_firmware_03032011.hex') print success
```

If the firmware loads successfully, success will be True.

Once the firmware is loaded you can verify the firmware serial number with this function:

```
print qsio.read_fw_sn()
```

This should return '03032011' as the serial number.

The QS1R FPGA Configuration File

Once the firmware is loaded, you must next load the FPGA's configuration file.

```
success = qsio.load_fpga('QS1R_MASTER_3.rbf') print success
```

If the FPGA file loaded successfully, success will be True.

You can read the FPGA configuration file's (DDC) version number with this function:

```
val = qsio.read_multibus_int(FPGARegisters.MB_DDC_VERSION)
print "FPGA Version Reg value: {0:08x}".format(val)
```

This should return '07192011' as the version number.

Reading and Writing the QS1R Configuration Registers

To read the DDC version number:

```
val = qsio.read_multibus_int(FPGARegisters.MB_DDC_VERSION)
print "FPGA Version Reg value: {0:08x}".format(val)
```

This should return '07192011' as the version number.

To read the **DDC CONTROL REG 0** register:

```
val = qsio.read_multibus_int(FPGARegisters.MB_CONTROL0)
print "Control Reg0 value: {0}".format(val)
```

To read the **DDC CONTROL REG 1** register:

```
val = qsio.read_multibus_int(FPGARegisters.MB_CONTROL1)
print "Control Reg1 value: {0}".format(val)
```

To read the **DDC SAMPLE RATE REG** register:

```
val = qsio.read_multibus_int(FPGARegisters.MB_SAMPLERATE)
print "Sample Rate value: {0}".format(val)
```

To read the **DDC_FREQRX0_REG** register:

```
val = qsio.read_multibus_int(FPGARegisters.MB_FREQRX0)
print "Rx0 Freq Reg value: {0}".format(val)
```

To write the **DDC SAMPLE RATE REG** register:

```
val = 125000
print qsio.write multibus int(FPGARegisters. MB SAMPLERATE, val)
```

To read the DDC FREQRX0 REG register:

```
val = 36627723
print qsio.write multibus int( MB FREQRX0, val)
```

To set the **ADC PGA** to high:

```
val = qsio.read_multibus_int(MB_CONTROL1)
val |= MBControl1.PGA
print qsio.write_multibus_int(MB_CONTROL1, val)
```

To set the **ADC PGA** to low:

```
val = qsio.read_multibus_int(MB_CONTROL1)
val &= ~MBControl1.PGA
print qsio.write_multibus_int(MB_CONTROL1, val)
```

To set the **ADC Randomizer** on:

```
val = qsio.read_multibus_int(MB_CONTROL1)
val |= MBControl1.RAND
print qsio.write multibus int(MB_CONTROL1, val)
```

To set the ADC Randomizer off:

```
val = qsio.read_multibus_int(MB_CONTROL1)
val &= ~MBControl1.RAND
print qsio.write multibus int(MB_CONTROL1, val)
```

To read streaming IQ data from ep6:

```
length = 4096
buffer = qsio.read_ep6(length)
print buffer
```

To read wide band data from ep8:



```
length = 4096
buffer = qsio.read_ep8(length)
print buffer
```

Reading from endpoints:

```
buffer = qsio.read_ep6(length)
buffer = qsio.read_ep8(length)
```

Writing to endpoints:

```
print qsio.write_ep2(buffer)
print qsio.write_ep4(buffer)
```

There are functions in qs_io.py that read/write the I2C bus and the microprocessor EEPROM connected to the I2C bus:

```
result = qsio.read_i2c(address, length)
print qsio.write_i2c(address, values)

result = qsio.read_eeprom(address, offset, length)
print qsio.write_eeprom(address, offset, values)
```

These functions should be used with extreme care, especially the EEPROM write command. Under normal use, you should not have to write to the QS1R EEPROM. Doing so can void your warranty and cause the QS1R to become non responsive on the USB bus.

When writing to the I2C bus, avoid writing to the I2C address of the EEPROM which is 0x51.

For details of the GPIO, RFB, and EXT buses, see the QS1R Schematic.

For details of the ADC PGA, RAND, and DITHER functions see the LTC2208 Datasheet.