


RZ/G2L 15mmPKG 96Boards-CE


Rev:1.0

- P01: TITLE
- P02: Block diagram
- P03: SoC\_DDR
- P04: SoC\_SD0/1
- P05: SoC\_CSI/DSI\_DISP
- P06: SoC\_SSI/ADC/USB
- P07: SoC\_QSPI/ETHER
- P08: SoC\_GPIO/I2C
- P09: SoC\_MODE\_JTAG
- P10: DDR4
- P11: SoC\_POWER1
- P12: SoC\_POWER2
- P13: CLOCK
- P14: POWER\_5V
- P15: PMIC
- P16: WIFI\_BT
- P17: LTE
- P18: Audio CODEC
- P19: USB
- P20: PHY\_RJ45
- P21: MIPI\_DSI\_SWITCH
- P22: HDMI\_OUT
- P23: LED
- P24: Connector

Geniatech		Anhui Geniatech Co., Ltd			
Project:	RZ/G2L 15mmPKG 96Boards-CE				
File:	P01: TITLE				
Date:	Wednesday, August 04, 2021			Rev:	V1.0
Designed by:	CJX	Reviewed by:	<Checker>	Sheet:	1 of 24


# RS-G2L100\_Block diagram






SoC SD0/1 I/F




SD0\_PVDD=1.8V  
SD1\_PVDD=3.3V



SD0 I/F  
(EMMC)




SD1 I/F  
(MicroSD)



Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P04: SoC_SD0/1		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by:	<Checker>
Sheet:	4		of 24


SoC DISP I/F

PVDD\_1/\_2=3.3V



SoC CSI/DSI I/F

CSI\_VDD/DSI\_VDD=1.8V




Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P05: SoC_CSI/DSI_DISP		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by: <Checker>	Sheet: 5 of 24

## SoC USB0/1 I/F

USB\_VDD18=1.8V


USB\_VDD33=3.3V



USB\_RREF lines.  
(1) Place the RREF resistor near the IC  
and design the RREF wiring to be 0.5ohm or less.

## SoC SSI0/1 I/F

PVDD\_1/\_2=3.3V




From 5P35023

AUDIO\_CLK1 : 11.2896MHz(used as CD sampling rate 44.1KHz refclock)  
AUDIO\_CLK2 : 12.2880MHz(used as DVD sampling rate 48.0KHz refclock)

## SoC ADC I/F


ADC\_AVDD18=1.8V




Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P06: SoC_SSI/ADC/USB		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by:	<Checker>
Sheet:	6 of 24		

# SoC SPI I/F

SPI\_PVDD Default 3.3V




# SPI FLASH (128M/QSPI0)



# SoC ETHER0/1 I/F

ETHER0\_PVDD--->ETHER\_IO\_VDD=1.8V  
ETHER1\_PVDD--->ETHER\_IO\_VDD=1.8V



Ether ET0 (RX\_CTL,RXC,RXD[3:0],RX\_ERR,TX\_CTL,TXC,TX\_COL,TX\_CRS,TX\_ERR,TXD[3:0])  
(1) Matched trace length.  
(2) Single ended impedance = 50ohm

R591-R596  
Place near RZ/G2L  
Wire with the same length

**Layout Note:**  
Following signals need Ground guard.

ETHER\_PHY1\_CLK, ET0\_TXC, ET0\_RXC

**Layout Note:**  
Matched Trace Length from SoC to KSZ9131RXN(Sub Board).  
(max 250Mbps/pin) and Single ended impedance 50ohm.

Group 1  
ET0\_TXC  
ET0\_TX\_CTL  
ET0\_TXD[3:0]  
ET0\_TX\_COL  
ET0\_TX\_CRS  
ET0\_TX\_ERR  
Group 2  
ET0\_RXC  
ET0\_RX\_CTL  
ET0\_RXD[3:0]  
ET0\_RX\_ERR

Geniatech		Anhui Geniatech Co., Ltd		
Project:	RZ/G2L 15mmPKG 96Boards-CE			
File:	P07: SoC_QSPI/ETHER			
Date:	Wednesday, August 04, 2021		Rev:	V1.0
Designed by:	CJX	Reviewed by:	<Checker>	Sheet: 7 of 24

## SoC Other I/F

PVDD\_1/\_2=3.3V

U1-13

P0\_0/IRQ0/SCIO\_RXD/GTIOC0A/MTIOC0A/SCIF3\_TXD  
P0\_1/IRQ1/SCIO\_TXD/GTIOC0B/MTIOC0B/SCIF3\_RXD  
P1\_0/IRQ2/SCIO\_SCK/GTIOC1A/MTIOC0C/SCIF3\_SCK  
P1\_1/IRQ3/SCIO\_CTS\_N\_RTS\_N/GTIOC1B/MTIOC0D  
P2\_0/IRQ4/ADC\_TRG/GTIOC2A/MTIOC1A/SCIF4\_TXD  
P2\_1/IRQ5/GTIOC2B/MTIOC1B/SCIF4\_RXD  
P3\_0/IRQ6/RIIC2\_SDA/GTIOC3A/MTIOC2A/SCIF4\_SCK  
P3\_1/IRQ7/RIIC2\_SCL/GTIOC3B/MTIOC2B/CAM\_FIELD  
P38\_0/SCIF0\_TXD/GTETRGA/CAN\_CLK/MTIOC4A/USB1\_VBUSEN  
P38\_1/SCIF0\_RXD/GTETRGA/CAN0\_TX/MTIOC4B/USB1\_OVRCUR  
P39\_0/SCIF0\_SCK/GTETRGC/CAN0\_RX/MTIOC4C  
P39\_1/SCIF0\_CTS/GTETRGC/CAN0\_TX/DATARATE\_EN/MTIOC4D  
P39\_2/SCIF0\_RTS/CAN0\_RX/DATARATE\_EN  
P4\_1/SCIF2\_RXD/MTIOC7B  
P40\_0/SCIF1\_TXD/GTIOC6A/CAN1\_TX/MTIC5U/SCIO\_RXD  
P40\_1/SCIF1\_RXD/GTIOC6B/CAN1\_RX/MTIC5V/SCIO\_TXD  
P40\_2/SCIF1\_SCK/CAN1\_TX/DATARATE\_EN/MTIC5W/SCIO\_SCK  
P41\_0/SCIF1\_CTS/GTIOC7A/CAN1\_RX/DATARATE\_EN/GTIOC3A/SCIO\_CTS\_N\_RTS\_N  
P41\_1/SCIF1\_RTS/GTIOC7B/GTIOC3B  
P42\_2/ADC\_TRG/RSP12\_MISO/CAN0\_RX/SCIF2\_SCK/MTIOC7C  
P42\_3/RIIC2\_SDA/RSP12\_SSL/CAN0\_TX/DATARATE\_EN/SCIF2\_CTS/MTIOC7D  
P42\_4/RIIC2\_SCL/CAM\_FIELD/CAN0\_RX/DATARATE\_EN/SCIF2\_RTS  
P43\_0/RSP10\_CK/GTIOC4A/GTIOC6A/IRQ4/MTIOC8A  
P43\_1/RSP10\_MOSI/GTIOC4B/GTIOC6B/IRQ5/MTIOC8B  
P43\_2/RSP10\_MISO/GTIOC5A/IRQ6/MTIOC8C  
P43\_3/RSP10\_SSL/GTIOC5B/IRQ7/MTIOC8D  
P44\_0/RSP11\_CK/SSI1\_BCK/CAN1\_TX/MTIOC3A/GTIOC6A  
P44\_1/RSP11\_MOSI/SSI1\_RCK/CAN1\_RX/MTIOC3B/GTIOC6B  
P44\_2/RSP11\_MISO/SSI1\_TXD/CAN1\_TX/DATARATE\_EN/MTIOC3C/GTIOC7A  
P44\_3/RSP11\_SSL/SSI1\_RXD/CAN1\_RX/DATARATE\_EN/MTIOC3D/GTIOC7B  
P47\_0/SCIO\_RXD/SD0\_CD/IRQ0/SSI1\_BCK/RSP10\_CK  
P47\_1/SCIO\_TXD/SD0\_WP/IRQ1/SSI1\_RCK/RSP10\_MOSI  
P47\_2/SCIO\_SCK/SD1\_CD/IRQ2/SSI1\_TXD/RSP10\_MISO  
P47\_3/SCIO\_CTS\_N\_RTS\_N/SD1\_WP/IRQ3/SSI1\_RXD/RSP10\_SSL  
P48\_0/SCIF2\_TXD/RSP11\_CK/RIIC2\_SDA/MTCLKA  
P48\_1/SCIF2\_RXD/RSP11\_MOSI/RIIC2\_SCL/MTCLKB  
P48\_2/SCIF2\_SCK/RSP11\_MISO/RIIC3\_SDA/MTCLKC  
P48\_3/SCIF2\_CTS/RSP11\_SSL/RIIC3\_SDA/MTCLKD  
P48\_4/SCIF2\_RTS/ADC\_TRG

SoC\_15mm

A11  
B12  
C13  
A12  
B13  
A13  
A14  
B14  
A15  
B15  
A16  
C15  
B16  
A16  
C17  
A17  
E17  
A18  
A19  
A19  
D18  
B19  
B20  
A20  
A21  
B21  
B22  
A23  
A22  
C22  
B23


SCIF3\_TXD  
SCIF3\_RXD  
ET0\_INTB [7]  
ET1\_INTB [7]  
SCIF4\_TXD  
SCIF4\_RXD  
P3\_0\_LS1\_GPIO-C  
P3\_1\_LS1\_GPIO-E [17]  
SCIF0\_TXD [17]  
SCIF0\_RXD [17]  
P39\_0\_HS1\_CLK0  
P39\_1\_HS1\_CLK1 [5]  
SD1\_PWR\_EN [5]  
P4\_1\_DSI\_SW [17]  
SCIF1\_TXD [17]  
SCIF1\_RXD [17]  
P40\_2\_HP\_DET  
SCIF1\_CTS  
SCIF1\_RTS  
P42\_2\_LS1\_GPIO-H  
RIIC2\_SDA  
RIIC2\_SCL  
P43\_0\_LS1\_GPIO-B  
P43\_1\_LS1\_GPIO-D  
P43\_2\_LS1\_GPIO-F  
P43\_3\_LS1\_GPIO-K  
RSP11\_CK  
RSP11\_MOSI  
RSP11\_MISO  
RSP11\_SSL  
P47\_0\_LS1\_GPIO-I  
P47\_1\_HS2\_GPIO\_V  
P47\_2\_HS2\_GPIO\_W  
P47\_3\_HS2\_GPIO\_W  
SCIF2\_TXD  
SCIF2\_RXD  
P48\_2\_LS1\_GPIO-A  
SCIF2\_CTS  
SCIF2\_RTS

SCIF3\_TXD : WIFI  
SCIF3\_RXD : WIFI  
ET0\_INTB(P1\_0\_IRQ2) : Connect to INT\_N pin of KSZ9131RXN EtherPhy IC\_0, used as IRQ2, CN C  
ET1\_INTB(P1\_1\_IRQ3) : Connect to INT\_N pin of KSZ9131RXN EtherPhy IC\_1, used as IRQ3, CN D  
SCIF4\_TXD : Connected to LTE  
SCIF4\_RXD : Connected to LTE  
P3\_0 : Connected to LS1  
P3\_1 : Connected to LS1  
SCIF0\_TXD : Serial Download Mode with UART to USB for Debug  
SCIF0\_RXD : Serial Download Mode with UART to USB for Debug  
P39\_0 : Connected to LS1  
P39\_1 : Connected to LS1  
SD1\_PWR\_EN(P39\_2) : used as "SD1\_PWR\_ON" to control SD1 card body 3.3V on-off  
P4\_1 : Connected to MIPI DSI\_SWITCH  
SCIF1\_TXD : Connected to LS1  
SCIF1\_RXD : Connected to LS1  
P40\_2 : Connected to LS1 HP\_DET  
P41\_0 : SCIF1\_CTS : Connected to LS1  
P41\_1 : SCIF1\_RTS : Connected to LS1  
P42\_2 : Connected to LS1  
P42\_3 : RIIC2\_SDA  
P42\_4 : RIIC2\_SCL  
P43\_0 : Connected to LS1  
P43\_1 : Connected to LS1  
P43\_2 : Connected to LS1  
P43\_3 : Connected to LS1  
RSP11\_CK : Connected to HS2  
RSP11\_MOSI : Connected to HS2  
RSP11\_MISO : Connected to HS2  
RSP11\_SSL : Connected to HS2  
P47\_0 : Connected to LS1  
P47\_1 : Connected to HS2  
P47\_2 : Connected to HS2  
P47\_3 : Connected to HS2  
SCIF2\_TXD : Connected to LTE  
SCIF2\_RXD : Connected to LTE  
P48\_2 : Connected to LS1  
SCIF2\_CTS : Connected to LTE  
SCIF2\_RTS : Connected to LTE



## SoC RIIC0/1 I/F

SPI\_PVDD=3.3V


U1-11














Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P09: SoC_MODE_JTAG		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by: <Checker>	Sheet: 9 of 24










**Layout Note:**  
Following signals need Ground guard.

ETHER\_PHY1\_CLK(until 5P35023)  
ETHER\_PHY2\_CLK(until 5P35023)  
SOC\_EXTAL(until 5P35023)  
AUDIO\_CLK1(until 5P35023)  
AUDIO\_CLK1\_CN(until 5P35023)  
AUDIO\_CLK2(until 5P35023)  
HDMI\_CEC\_CLOCK\_CLK(until 5P35023)





Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P14: POWER_5V		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by: <Checker>	Sheet: 14 of 24













Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P18: Audio CODEC		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by: <Checker>	Sheet: 18 of 24




## USB2.0 ch0(OTG)

USB Host/Func Connector  
Type micro




## USB2.0 HUB




## USB2.0 ch2(HOST)

USB Host Connector  
TypeA



## USB2.0 ch1(HOST)


USB Host Connector  
TypeA




Geniatech

Anhui Geniatech Co., Ltd


Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P19: USB		
Date:	Friday, August 06, 2021	Rev:	V1.0
Designed by:	CJX	Reviewed by:	<Checker>
Sheet:	19 of 24		



# DISPLAY - DSI SWITCH



# HDMI Output



Geniatech


Anhui Geniatech Co., Ltd

Project: RZ/G2L 15mmPKG 96Boards-CE

File: P22: HDMI\_OUT


Date: Wednesday, August 04, 2021 Rev: V1.0

Designed by: CJX Reviewed by: <Checker> Sheet: 22 of 24




Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P23: LED		
Date:	Wednesday, August 04, 2021		Rev: V1.0
Designed by:	CJX	Reviewed by: <Checker>	Sheet: 23 of 24


# HS1









# LS1



# LS2



# HS2



Geniatech		Anhui Geniatech Co., Ltd	
Project:	RZ/G2L 15mmPKG 96Boards-CE		
File:	P24: Connector		
Date:	Wednesday, August 04, 2021	Rev:	V1.0
Designed by:	CJX	Reviewed by:	<Checker>
		Sheet:	24 of 24