



## Embedded and Real-Time Systems (EENG 34030): Main Problem Submission Group 04

QINGYU ZHANG and vn22984 SHURAN YANG and rw22242 HAIBO LIAN and tb22111



## **Goal & Overall Layout**

The responsibility of our group is to design a bridge and integrate the Cortex M0 with the SoC.




Figure 1.1 The goal and the connection of the detection module.






Figure 1.2 The State machine diagram.

Figure 1.3 The State machine flowchart.



In the design of the state machine we use three processes, namely reg\_sate, com\_state and output\_state. The flow charts of three processes and a general flow chart are drawn respectively.




Figure 1.4 The reg\_sate machine flowchart.








Figure 1.5 The com\_sate machine flowchart.






Figure 1.6 The output\_sate machine flowchart.



## **FPGA** Implementation Details Table:

FPGA device selected:	Spartan 6 xc6slx100-3fgg676
Total Number of occupied Slices:	1182
Total Number of Slice Flip Flops:	840
Total Number of Slice LUTs:	3518
Best possible clock frequency:	57.156MHz
Cortex-M0 Number of occupied Slices:	1176
Cortex-M0 Number of Slice Flip Flops:	830
Cortex-M0 Number of Slice LUTs:	3136
Bridge Number of occupied Slices:	3
Bridge Number of Slice Flip Flops:	7
Bridge Number of Slice LUTs:	6

	Device Utilization Sun	Used				1
Slice Logic Utilization			Available	Utilization	Note(s)	
Number of Slice Registers			126,576	1%		
Number used as Flip Flops	840					
Number used as Latches	0					
Number used as Latch-thrus	0					
Number used as AND/OR logi	cs	1				
Number of Slice LUTs		3,158	63,288	4%		
Number used as logic	3,153	63,288	4%			
Number using O6 output only						
Number using O5 output only						
Number using O5 and O6						
Number used as ROM						
Number used as Memory			15,616	0%		
Number used exclusively as route-thrus						
Number with same-slice reg	gister load	2				
Number with same-slice car	ry load	3				
Number with other load		0				
Number of occupied Slices		1,182	15,822	7%		
Nummber of MUXCYs used		156	31,644	1%		
Number of LUT Flip Flop pairs us	ed	3,337				
Number with an unused Flip F	lop	2,501	3,337	74%		
Number with an unused LUT		179	3,337	5%		
Number of fully used LUT-FF	pairs	657	3,337	19%		
	All constraints were met.			v 		
	Data Sheet report:  All values displayed in man  Clock to Setup on destinati    ScorRise    Source Clock   Destination	Sro:Fall; est:Rise;	Src:Rise) Sr Dest:Fall(Des	o:Fall) ::Fall) :.158)		
	Data Sheet report: All values displayed in nan Clock to Setup on destinati Source Clock   Destifice  Gas   1-586 Timing summary:	Src:Fall; est:Rise; 1.212;	cikm Sro:Rise! Sr Dest:Fall Des			
188 Staric Toming Regard of Regard Security Staring Security Security Security In Security Se	Data Sheet report:  All values displayed to man Clook to Desup on destinate Source Clook   Scribler Source Clook   Scribler Clook   1 77-961  Thaing summary:  Taking stummary:  Taking errors: 0 Score: 0 Constants cover 01002800 Desug Statistics: Minimum period: 17.096	on clock  Szo:Fall;  1.212;  (Setup/M paths, 0	SrciRise  Sr SrciRise  Sr Dest:Fall Des ax: 0, Hold: nets, and 18	orFalli trPalid 1.1581 1.1581 0) 318 connection		
p of Report ming Report Description ormational Messages ming Constraints ta Sheet Report	Data Sheet report: All values displayed to man Clock to Setup on destinate Forest Clock I ScotRate Clam   1 ScotRate Taking summary: Taking errors: 0 Scote: 0 Commarkations cover \$0106300 Data Statistics:	on clock  Sro:Fall; settRise;  1.222;  (Setup/M paths, 0	STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE STOIRI	o:Fell) ::Fell) ::Fell) ::Fell) ::1.158;  0) 318 connection noy: 57.15430	ta)	
o of Report ning Report Description comational Messages ning Constraints ta Sheet Report ning Summary	Data Sheet report:  All values displayed in man Clook to Setup on destinets   Source Clook   Scribles    Source Clook   Destination   Clook   17.7450     Thaing stummary    Taking stum	on clock  Sro:Fall; settRise;  1.222;  (Setup/M paths, 0	STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE STOIRI	o:Fell) ::Fell) ::Fell) ::Fell) ::1.158;  0) 318 connection noy: 57.15430	ta)	
p of Report ming Report Description iomational Messages ming Constraints ta Sheet Report ming Summary	Data Sheet report:  All values displayed in man Clook to Setup on destinate   Source Clook   Socialize   Source Clook   Destinate   Source Clook   Destinate   Taking stummary:   Taking	on clock  Sro:Fall; settRise;  1.222;  (Setup/M paths, 0	STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE! STOIRISE STOIRI	o:Fell) ::Fell) ::Fell) ::Fell) ::1.158;  0) 318 connection noy: 57.15430	ta)	

**Table 1.1 The FPGA Implementation Details.** 





1. Check **swapper** and state machine VHDL code, check clock usage and correct combinational and sequential processes.



The figure 1.7 shows the Data\_swapper model works in the right way.




Figure 1.7 Correct simulation of swapper.





1. Check swapper and **state machine** VHDL code, check clock usage and correct combinational and sequential processes.




Figure 1.8 Correct simulation of state machine.




Figure 1.2 The State machine diagram.

The figure 1.8 shows the state machine in action. The figure 1.2 shows the state machine diagram.

- Idle is the initial state. HREADY is 1 and dmai.start is 0.
- Then state will set to wait htrans.
- 3. When the HTRANS is set to '10', at the next rising edge of clkm the dmai.start is 1 and the state is set to **instr\_fetch**. At next rising edge of clkm, the HREADY and dmai.start are set to 0.
- 4. When dmao.ready is '1', at next rising edge of clkm, the HREADY is set to 1 and the state will be set to **idle**. At next rising edge of clkm, the Hat next rising edge of clkm READY is 1 and dmai.start is 0.

The state machine works in the right way.





2. Verify VHDL code for hierarchy that should include AHB bridge, processor etc. Check components inside AHB bridge are correctly connected and look complete.




Figure 1.9 The main VHDL code.





3. Show that the simulator compiles the VHDL code without errors.




Figure 1.10 Compile VHDL code correctly.





4. Show that the simulator loads the system VHDL without errors and

testbench starting.




Figure 1.11 Correct simulation of testbench.





5. Show that the Cortex-M0 processor is running without entering undefined states.



The figure 1.12 shows the processor is running without entering undefined states.




Figure 1.12 Normal operation of the Cortex-M0 processor.





6. Show that the processor is running continuously without halting after some time.



We simulated 22000 us. The figure 1.13 shows the processor is running continuously without halting after some time.




Figure 1.13 The processor runs normally without halting.





7. Show that the data patterns that trigger the led blinking appear in the HRDATA signal (your group number).



We are **group 4**. According to the figure 1.14, we found HRDATA signal has our group number to trigger the led\_group4.




Figure 1.14 Blinking of LEDs.





8. Show that the data patterns in HRDATA signal that trigger the led blinking are repeating periodically. (It should repeat once every ~62000 ns)




Figure 1.15 Periodically repeat trigger LED flashing on HRDATA signal.





 Show that the data patterns in HRDATA that trigger the led blinking repeating periodically are connected to a new user defined output in the testbench such as led.



Figure 1.16 New user defined output in testbench is connected.





10.Check Vivado/ISE project for code completeness and correct Leon3 library set up. Does your design satisfy timing constraints?

	State	TIMESPEC Name *	Clock Time Name	Clock Net *	Period	Duty Cycle	Edge	Reference TIMESPEC	Factor	Phase Shift
Т	OK	TS_clkm	clkm	clkm	20 ns	50 %	HIGH			
2										

```
Timing summary:
------
Timing errors: 0 Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 401063902 paths, 0 nets, and 18318 connections

Design statistics:
Minimum period: 17.496ns{1} (Maximum frequency: 57.156MHz)
```

17.496ns < 20 ns

So our design satisfy timing constraints.



11. Check the implementation reports and FPGA Implementation Details Table.






Figure 1.17 The summary of design overview.





12. Show the simulation of the netlist with additional timing data (SDF files) working correctly with led blinking repetitions.






Figure 1.18 Netlist simulation about using SDF file.





12.1 Compare the period(T) of **led\_group04** blinking simulation between the netlist **with SDF files** and the netlist **without SDF files**.






Figure 1.19 Compare after(left) and before(right) using SDF files.

$$21.547ns - 12.5ns = 9.047ns$$

$$1 \text{ period} = 25 \text{ns}$$

After add SDF the led blinking time delay = 0.362 period





# Thank You Question?



