ESE345 Project Report


Fengwei Zhang #111252554

Gavin Zhou #111586947

## 1. Project Goal

This objective of the project is to learn the use of VHDL/Verilog hardware description language and modern CAD tools for the hierarchical gate-level and dataflow/RTL design of the 4-stage pipelined multimedia unit with a reduced set of multimedia instructions similar to those in the Sony Cell SPU and Intel SSE architectures.

## 2. Multimedia unit block diagram



## 3. Design procedure

## 3.1. ALU

In this module, there are five input which are 128 bit vector r1, r2, r3 and 25 bit instruction and clk, and two outputs 25 bit ins and calculated 128 bit alu\_out. Case statement based on instruction's 25 to 15 bit is used to tell which instruction is in this

cycle. The reason why there is a ins\_out is like transferring the control signal to register file to tell register which register have to write into.

For the load instruction, first give r1's value to the alu\_out and then load immediate to the alu\_out.

For the R4 type instruction, temp1 and temp2 which are short 32 bit vector variable and temp3 and temp4 which are long 64 bit vector variable are used to get the temporary product of rs2 and rs3 and sum of product of rs2 and rs3 and rs1. There might be saturation when add and subtract. For the add saturation case, there are two cases, one is positive number plus positive number to get a positive saturation and negative number subtract negative numbers to get a negative saturation. For the subtract saturation case, there are still two cases which are positive number subtract negative numbers to get a positive saturation and negative number subtract positive number to get a negative saturation.

For the R3 type instruction, there are some or, xor, rotate, left shift and right shift instruction which can use pre-defined function or, xor, ror, sll and srl. Saturation cases are like the R4 type instruction, while in the MSGN instruction there is only one saturation case which is the for the same number of bit maximum negative number is bigger than the maximum positive number.

#### 3.2. Instruction Buffer

Declare a 64 capacity array to store 64 instructions. Every PC count 1 more then fetch next instruction.

#### 3.3. Register File

There are write enable control signal to determine should write into register. The old\_ins is transferred from alu to determine in last cylce which register have to write into.

## 3.4. Forwarding Unit

All instructions takes 4 clock cycles to complete, which will cause data hazard if an instruction uses a register that is recently modified in the earlier 2 clock cycles. The forwarding unit will detect this situation and delivers the most recent data of that register to the input of ALU to avoid data hazard.

#### 3.5. Pipeline Unit

Pipeline unit is a structural unit in the project. It works as a bridge between each unit. Signals or Variables will be declared to store the data and instructions output

from one unit and send them to the next unit's inputs. These signals can be seen as the pipeline registers, they have the same function.

#### 4. Testbenches

Imported two new libraries STD.textio.all and ieee.std\_logic\_textio.all to use built-in function to read txt file generated by assembly to binary instruction converter program written in Java. And still write the alu\_out 128 bit data into txt file.

## 5. Conclusions

The final design was tested and verified for various input data and different op-codes using different inputs in the testbench. All the instructions functions as expected and the results generated match the theoretical results. So it was determined that the final design is a success.

#### Test Instruction List:

- li r1,0,0000000000000001
- li r1,1,0000000000000010
- li r1,2,000000000000011
- li r1,3,0000000000000100
- li r1,4,0000000000000101
- li r1,5,0000000000000110
- li r1,6,0000000000000111
- li r1,7,0000000000001000
- li r2,0,00000000000000001
- li r2,1,0000000000000010
- li r2,2,000000000000011
- li r2,3,0000000000000100
- li r2,4,0000000000000101
- li r2,5,0000000000000110
- li r2,6,000000000000111
- li r2,7,000000000001000
- li r3,0,0000000000000001
- li r3,1,0000000000000010
- li r3,2,000000000000011
- li r3,3,0000000000000100
- li r3,4,0000000000000101
- li r3,5,0000000000000110
- li r3,6,000000000000111

# li r3,7,0000000000001000 IAL r4,r1,r2,r3 IAH r5,r1,r2,r3 ISL r6,r1,r2,r3 ISH r7,r1,r2,r3 LAL r8,r1,r2,r3 LAH r9,r1,r2,r3 LSL r10,r1,r2,r3 LSH r11,r1,r2,r3 A r12,r1,r2 AH r13,r1,r2 AHS r14,r1,r2 AND r15,r1,r2 BCW r16,r1,r2 CLZ r17,r1,r2 MAX r18,r1,r2 MIN r19,r1,r2 MSGN r20,r1,r2 MPYU r21,r1,r2 OR r22,r1,r2

POPCNTH r23,r1,r2

ROT r24,r1,r2

ROTW r25,r1,r2

SHLHI r26,r1,r2

SFH r27,r1,r2

SFW r28,r1,r2

SFHS r29,r1,r2

XOR r30,r1,r2

Opcode after transformed:

000000000000000000100001

000100000000000001000001

001000000000000001100001

001100000000000010000001

010000000000000010100001

010100000000000011000001

011000000000000011100001

0111000000000000100000001

000000000000000000100010

000100000000000001000010

001000000000000001100010

001100000000000010000010

010000000000000010100010

010100000000000011000010

011000000000000011100010

011100000000000100000010

000000000000000000100011

000100000000000001000011

001000000000000001100011

001100000000000010000011

010000000000000010100011

010100000000000011000011

011000000000000011100011

1100010000000100000111011

1100010001000100000111100


1100010010000100000111101

1100010011000100000111110

# Waveform of Instruction Buffer during working(some instruction register is not used)



# Waveform of Register File during working



# Waveform of forwarding unit during working



# Waveform of ALU during working



Signal name	Value	Stimulator	1112	1120	1128	1136	144 1152	1160	1168	1176	194	1192
tb_clk	1 to 0									-		
w rom_data	UUUU											
N ALU_0	000000						000000000000000000000000000000000000000	00000000000				
n regs	000000											
	000000						000000000000000000000000000000000000000	0000000000				
	000000						000000000000000000000000000000000000000	0000000000				
	000000						000000000000000000000000000000000000000	0000000000				
⊞ # regs[28]	000000						000000000000000000000000000000000000000	0000000000				
	000000						000000000000000000000000000000000000000	0000000000				
	080003						08000380018000A000400	01000000002				
⊞ ar regs[25]	0E0010.						0E0010002800300060008	00080010000				
⊞ ar regs[24]	800400						800400038003000280020	00\$50010000				
⊞ ar regs[23]	000100						000100030002000200010	00200010001				
⊕ ar regs[22]	000800						000800070006000500040	00300020001				
	000000						0000003100000019000001	00300000001				
	000800						000800070006000500040	00300020001				
⊞ # regs[19]	000800						000800070006000500040	00300020001				
⊞ ar regs[18]	000800						000000070006000500040	00000020001				
⊞ w regs[17]	000000						000000000000000000000000000000000000000	3000000000				
⊞ # regs[16]	000200						000200000020000000000000000000000000000	00100020001				
⊞ ar regs[15]	000800.						000800070006000500040	00300020001				
⊞ = regs[14]	001000						0010000@000C0000A00080	00600040002				
	001000						0010000E000C000A00080	00600040002				
	001000						0010000 <b>E000</b> C000A00080	00600040002				
⊞ # regs[11]	0007FF						0007FFC6FF35FFD40003F	FF2FFE3FFF8				
⊞ ar regs[10]	0007FF						0007FFE2FFC3FFEC0003F	FFEFFFE0000				
⊞ w regs[9]	000800						000800470076000600040	013001A000A				
⊞ ar regs[8]	000800.						000000280042001E00040	00700060002				
⊞ ar regs[7]	0007FF						0007FFC70005FFE10003FF	FF30009FFFD				
⊞ ar regs[6]	0007FF						0007FFD60005FFEC0003F	PFA00020000				
⊕ ar regs[5]	000800						000800470006002900040	01300020005				
⊕ ar regs[4]	000800						000800380006001E00040	00C00020002				
⊕ ar regs[3]	000800						000800070006000500040	00300020001				
⊞ w regs[2]	000800						000800070006000500040	00300020001				
⊞ ar regs[1]	000800.						000800070006000500040	00300020001				
⊞ ar regs[0]	000000						000000000000000000000000000000000000000	00000000000				

# Final result in register:

000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
08000380018000A00040001800080002
0E001000280030006000800080010000
80040003800300028002000180010000
00010003000200020001000200010001
00080007000600050004000300020001
00000031000000190000000300000001
00080007000600050004000300020001
00080007000600050004000300020001
00080007000600050004000300020001
0000000C0000000D000000D0000000E
00020001000200010002000100020001
00080007000600050004000300020001
0010000E000C000A0008000600040002
0010000E000C000A0008000600040002
0010000E000C000A0008000600040002
0007FFC6FF95FFD40003FFF2FFE9FFF8
0007FFE2FFC9FFEC0003FFFEFFFE0000
000800470076003600040013001A000A
0008002B0042001E0004000700060002
0007FFC70005FFE10003FFF30001FFFD
0007FFD60005FFEC0003FFFA00020000
00080047000600290004001300020005
000800380006001E0004000C00020002
00080007000600050004000300020001
00080007000600050004000300020001
00080007000600050004000300020001
000000000000000000000000000000000000000

## **Expected Results:**

000800380006001E0004000C00020002 00080047000600290004001300020005 0007FFD60005FFEC0003FFFA00020000 0007FFC70005FFE10003FFF30001FFFD 0008002B0042001E0004000700060002 000800470076003600040013001A000A 0007FFE2FFC9FFEC0003FFFEFFFE0000 0007FFC6FF95FFD40003FFF2FFE9FFF8 0010000E000C000A00080006000400020010000E000C000A00080006000400020010000E000C000A000800060004000200080007000600050004000300020001 00020001000200010002000100020001 000000C000000D000000D00000000E 00080007000600050004000300020001000800070006000500040003000200010008000700060005000400030002000100000031000000190000000900000001 00080007000600050004000300020001 0001000300020002000100020001000180040003800300028002000180010000

```
library ieee;
3
       use ieee.std_logic_1164.all;
4
      use ieee.numeric_std.all;
5
        -use ieee.std_logic_arith.all;
6
7
       entity alu is
           port (
9
           r1: in std logic vector (127 downto 0);
10
           r2: in std_logic_vector (127 downto 0);
           r3: in std_logic_vector (127 downto 0);
11
           ins: in std_logic_vector (24 downto 0);
12
           clk : in std_logic;
13
           ins_out: out std_logic_vector (24 downto 0);
14
15
           alu out: out std_logic_vector (127 downto 0)
16
       end alu;
17
18
19
       architecture behavioral of alu is
20
       begin
21
           process (r1, r2, r3, ins, c1k)
                variable temp1, temp2: std_logic_vector (31 downto 0);
variable temp3, temp4: std_logic_vector (63 downto 0);
\overline{22}
23
24
25
                variable zero count : integer;
variable one_count : integer;
26
                variable bits of shift : integer;
27
28
                if rising_edge (clk) then
29
30
                ins out <= ins:
31
32
                                    -4.1 load imm instruction-
                if ins(24) = '0' then
33
                     if ins (23 downto 21) = "000" then
34
35
                     alu out \langle = r1;
                     alu out (15 downto 0) <= ins (20 downto 5);</pre>
36
37
                     elsif ins(23 downto 21) = "001" then
38
                     alu out <= r1;
39
                     alu out (31 downto 16) <= ins (20 downto 5);
40
                     elsif ins (23 downto 21) = "010" then
                    alu_out <= r1;
alu_out (47 downto 32) <= ins (20 downto 5);
41
42
                     elsif ins (23 downto 21) = "011" then
43
                    alu out <= r1;
alu out (63 downto 48) <= ins(20 downto 5);
44
45
46
                     elsif ins (23 \text{ downto } 21) = "100" \text{ then}
47
                     alu out \langle = r1;
48
                     alu out (79 downto 64) <= ins (20 downto 5);
49
                     elsif ins (23 \text{ downto } 21) = "101" \text{ then}
50
                     alu_out <= r1;
                     alu_out (95 downto 80) <= ins (20 downto 5);
51
52
                     elsif ins(23 downto 21) = "110" then
53
                     alu out \langle = r1;
54
                     alu_out (111 downto 96) <= ins (20 downto 5);
55
                     elsif ins(23 downto 21) = "111" then
56
                     alu out <= r1;
                     alu out (127 downto 112) <= ins (20 downto 5);
57
58
                     end if;
59
60
                                   --4.2 R4 instruction-
61
                             -saturation??
                     elsif ins(24 downto 23) = "10" then
62
63
                         case ins(22 downto 20) is
64
65
                              ----Signed Integer Multiply-Add Low with
       Saturation-
```

```
when "000" \Rightarrow
66
67
                               temp1:=std logic vector (signed (r2(111 downto 96)) * signed (r3(111
       downto 96)));
68
                              temp2:=std_logic_vector (signed (temp1) + signed (r1(127 downto 96)));
                              if temp2(31)='1' and temp1(31)='0' and r1(127)='0' then
alu out(127 downto 96)<=(others=>'1');
69
70
                                   alu out (127) <= '0':
71
                              elsif temp2(31)='0' and temp1(31)='1' and r1(127)='1' then
72
73
                                   alu out (127 downto 96) <= (others=>'0');
74
                                   alu out (127) <= '1';
75
                              else
76
                                   alu out (127 downto 96) <=temp2;
77
                              end if:
78
79
                              temp1:=std_logic_vector (signed (r2 (79 downto 64))* signed (r3 (79
       downto 64)));
                              temp2:=std_logic_vector (signed(temp1) + signed(r1(95 downto 64)));
if temp2(31)='1' and temp1(31)='0' and r1(95)='0' then
    alu out(95 downto 64)<=(others=>'1');
80
81
82
                                   alu out (95) <= '0';
83
                              elsif temp2(31)='0' and temp1(31)='1' and r1(95)='1' then
84
85
                                   alu out (95 downto 64) <= (others=>'0');
                                   alu out (95) <= '1';
86
87
88
                                   alu out (95 downto 64) <= temp2;
89
                              end if;
90
91
                              temp1:=std logic vector (signed (r2 (47 downto 32))* signed (r3 (47
       downto 32)));
                              temp2:=std_logic_vector (signed (temp1) + signed (r1(63 downto 32)));
92
                              if temp2(31)='1' and temp1(31)='0' and r1(63)='0' then
93
                                   alu out (63 downto 32) <= (others=>'1');
94
                                   alu out (63) <= '0';
95
                              elsif temp2(31)='0' and temp1(31)='1' and r1(63)='1' then
96
                                   alu out(63 downto 32) <= (others=>'0');
97
98
                                   alu out (63) <= '1';
99
                                   alu out (63 downto 32) <= temp2;</pre>
100
101
                              end if:
102
103
                              temp1:=std_logic_vector (signed (r2 (15 downto 0))* signed (r3 (15 downto
      0)));
104
                              temp2:=std_logic_vector (signed (temp1) + signed (r1(31 downto 0)));
105
                              if temp2(31)='1' and temp1(31)='0' and r1(31)='0' then
106
                                   alu out (31 downto 0) <= (others=>'1');
107
                                   alu out (31) <= '0';
                              elsif temp2(31)='0' and temp1(31)='1' and r1(31)='1' then
108
109
                                   alu out (31 downto 0) <= (others=>'0');
110
                                   alu out (31) <= '1';
111
                              else
112
                                   alu out (31 downto 0) <= temp2;
113
114
                                       -Signed Integer Multiply-Add High with
       Saturation-
                              when "001" =>
115
                              temp1:=std logic vector (signed (r2(127 downto 112))* signed (r3(127
116
       downto 112)));
                              temp2:=std_logic_vector (signed(temp1) + signed(r1(127 downto 96)));
117
118
                              if temp2(31)='1' and temp1(31)='0' and r1(127)='0' then
                                   alu out (127 downto 96) <= (others=>'1');
119
                              alu out (127) <= 0';
elsif temp2 (31)='0' and temp1 (31)='1' and r1 (127)='1' then
alu_out (127 downto 96) <= (others=>'0');
120
121
122
123
                                   alu out (127) <= '1';
124
                              else
125
                                   alu out (127 downto 96) <=temp2;
```

```
126
                             end if:
127
128
                             temp1:=std logic vector (signed (r2 (95 downto 80))* signed (r3 (95
      downto 80)));
129
                             temp2:=std_logic_vector (signed (temp1) + signed (r1 (95 downto 64)));
                             if temp2(31)='1' and temp1(31)='0' and r1(95)='0' then
130
                                 alu out (95 downto 64) <= (others=>'1');
131
                                 alu out (95) <= '0';
132
                             elsif temp2(31)='0' and temp1(31)='1' and r1(95)='1' then
133
134
                                 alu out (95 downto 64) <= (others=>'0');
135
                                 alu out (95) <= '1';
136
137
                                 alu out (95 downto 64) <= temp2;
138
139
140
                             temp1:=std_logic_vector (signed (r2 (63 downto 48))* signed (r3 (63
      downto 48)));
                             temp2:=std_logic_vector (signed (temp1) + signed (r1(63 downto 32)));
141
                                               and temp1(31)='0' and r1(63)='0' then
142
                             if temp2 (31) = 1
143
                                 alu out (63 downto 32) <= (others=>'1');
144
                                 alu out (63) <= '0';
                             elsif temp2 (31)='0' and temp1 (31)='1' and r1(63)='1' then
145
                                 alu out (63 downto 32) <= (others=>'0');
146
147
                                 alu out (63) <= '1';
148
149
                                 alu out (63 downto 32) <= temp2;
150
151
152
                             temp1:=std logic vector (signed (r2(31 downto 16))* signed (r3(31
      downto 16)));
153
                             temp2:=std_logic_vector (signed(temp1) + signed(r1(31 downto 0)));
154
                             if temp2(31)='1' and temp1(31)='0' and r1(31)='0' then
155
                                 alu out (31 downto 0) <= (others=>'1');
                                 alu out (31) <= '0';
156
                             elsif temp2(31)='0' and temp1(31)='1' and r1(31)='1' then
157
                                 alu out(31 downto 0) <= (others=>'0');
158
159
                                 alu out (31) <= '1';
160
161
                                 alu out (31 downto 0) <= temp2;
162
                             end if;
163
                                        -Signed Integer Multiply-Subtract Low with
      Saturation-
                             when "010" \Rightarrow
164
165
                             temp1:=std_logic_vector (signed (r2(111 downto 96))*signed (r3(111
      downto 96)));
166
                             temp2:=std_logic_vector (signed (r1 (127 downto 96))-signed (temp1));
                             if temp2(31)='1' and temp1(31)='1' and r1(127)='0' then alu out(127 downto 96)<=(others=>'1');
167
168
                             alu out (127) \le 0;
elsif temp2 (31) = 0 and temp1 (31) = 0 and r1 (127) = 1 then
169
170
                                 alu out (127 downto 96) <= (others=>'0');
171
172
                                 alu out (127) <= '1';
173
                             e1se
174
                                 alu_out (127 downto 96) <=temp2;
175
176
177
                             temp1:=std_logic_vector (signed (r2 (79 downto 64))* signed (r3 (79
      downto 64))):
178
                             temp2:=std logic vector (signed (r1 (95 downto 64)) - signed (temp1));
                             if temp2(31)='1' and temp1(31)='1' and r1(95)='0' then
179
                                 alu out (95 downto 64) <= (others=>'1');
180
                             alu out (95) \le 0'; elsif temp2 (31) = 0' and temp1 (31) = 0' and r1 (95) = 1' then
181
182
183
                                 alu out (95 downto 64) <= (others=>'0');
                                 alu out (95) <= '1';
184
185
                             else
```

```
186
                                    alu out (95 downto 64) <= temp2;
187
                               end if:
188
189
                               temp1:=std logic vector (signed (r2 (47 downto 32))* signed (r3 (47
       downto 32)));
190
                               temp2:=std_logic_vector (signed (r1 (63 downto 32)) - signed (temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(63)='0' then
191
192
                                    alu out (63 downto 32) <= (others=>'1');
                                    alu out (63) <= '0';
193
                               elsif temp2(31)='0' and temp1(31)='0' and r1(63)='1' then
194
195
                                    alu out (63 downto 32) \leq (others=>'0');
                                    alu out (63) <= '1';
196
197
198
                                    alu out (63 downto 32) <= temp2;
199
                               end if:
200
201
                               temp1:=std logic vector (signed (r2(15 downto 0))* signed (r3(15 downto
       0)));
                               temp2:=std_logic_vector (signed(r1(31 downto 0)) - signed(temp1));
202
                               if temp2(31)='1' and temp1(31)='1' and r1(31)='0' then
203
204
                                    alu out (31 downto 0) <= (others=>'1');
                               alu out (31) \le 0; elsif temp2 (31) = 0 and temp1 (31) = 0 and r1 (31) = 1 then
205
206
207
                                    alu out (31 \text{ downto } 0) \leq (\text{others} \Rightarrow 0);
208
                                    alu out (31) <= '1';
209
210
                                    alu out (31 downto 0) <= temp2;
211
                               end if;
212
213
                                          --Signed Integer Multiply-Subtract High with
       Saturation-
                               when "011" =>
214
215
                               temp1:=std logic vector (signed (r2(127 downto 112))* signed (r3(127
       downto 112))):
216
                               temp2:=std_logic_vector (signed(r1(127 downto 96)) - signed(temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(127)='0' then alu out(127 downto 96)<=(others=>'1');
217
218
                                    alu out (127) <= '0':
219
                               elsif temp2(31)='0' and temp1(31)='0' and r1(127)='1' then
220
221
                                    alu out (127 downto 96) <= (others=>'0');
222
                                    alu out (127) <= '1';
223
224
                                    alu out (127 downto 96) <= temp2;
225
                               end if;
226
227
                               temp1:=std logic vector (signed (r2 (95 downto 80))* signed (r3 (95
       downto 80)));
228
                               temp2:=std_logic_vector (signed(r1(95 downto 64)) - signed(temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(95)='0' then alu_out(95 downto 64)<=(others=>'1');
229
230
231
                                    alu out (95) <= '0';
                               elsif \overline{\text{temp2}}(31) = 0 and \overline{\text{temp1}}(31) = 0 and \overline{\text{r1}}(95) = 1 then
232
233
                                    alu_out (95 downto 64) <= (others=>'0');
234
                                    alu out (95) <= '1';
235
236
                                    alu out (95 downto 64) <= temp2;
237
                               end if;
238
239
                               temp1:=std logic vector (signed (r2 (63 downto 48))* signed (r3 (63
       downto 48)));
240
                               temp2:=std_logic_vector (signed (r1 (63 downto 32)) - signed (temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(63)='0' then alu_out(63 downto 32)<=(others=>'1');
241
242
                                    alu out (63) <= '0';
243
                               elsif \overline{\text{temp2}}(31) = 0 and \overline{\text{temp1}}(31) = 0 and \overline{\text{r1}}(63) = 1 then
244
245
                                    alu out (63 downto 32) <= (others=>'0');
```

```
alu out (63) <= '1';
246
247
248
                                   alu out (63 downto 32) <= temp2;
249
                              end if:
250
251
                              temp1:=std_logic_vector (signed (r2(31 downto 16))* signed (r3(31
       downto 16))):
252
                              temp2:=std logic vector (signed(r1(31 downto 0)) - signed(temp1));
                              if temp2(31)='1' and temp1(31)='1' and r1(31)='0' then
253
                                   alu out(31 downto 0) <= (others=>'1');
254
                              alu out (31) \le 0';
elsif temp2 (31) = 0' and temp1 (31) = 0' and r1 (31) = 1' then
255
256
                                   alu_out (31 downto 0) <= (others => '0');
257
258
                                   alu out (31) <= '1';
259
260
                                   alu out (31 downto 0) <= temp2;
261
                              end if;
262
263
                                        -Signed Long Integer Multiply-Add Low with
       Saturation-
264
                              when "100" =>
265
                              temp3:=std_logic_vector (signed (r2 (95 downto 64))* signed (r3 (95
       downto 64)));
266
                              temp4:=std_logic_vector (signed (temp3) + signed (r1(127 downto 64)));
                              if temp4 (63)='1' and temp3 (63)='0' and r1 (127)='0' then alu_out (127 downto 64) <= (others=>'1');
267
268
269
                                   alu out (127) <= '0';
                              elsif \overline{\text{temp4}} (63)='0' and \overline{\text{temp3}} (63)='1' and \overline{\text{r1}} (127)='1' then
270
                                   alu_out (127 downto 64) <= (others=>'0');
271
272
                                   alu out (127) <= '1';
273
274
                                   alu out (127 downto 64) <= temp4;
275
                              end if:
276
                              temp3:=std_logic_vector (signed (r2(31 downto 0))* signed (r3(31 downto
277
      0)));
278
                              temp4:=std logic vector (signed(temp3) + signed(r1(63 downto 0)));
                              if temp4 (63)='1' and temp3 (63)='0' and r1 (63)='0' then alu_out (63 downto 0) <= (others=>'1');
279
280
281
                                   alu out (63) <= '0';
282
                              elsif temp4(63)='0' and temp3(63)='1' and r1(63)='1' then
283
                                   alu_out (63 downto 0) <= (others=>'0');
284
                                   alu out (63) <= '1';
285
286
                                   alu out (63 downto 0) <= temp4;
287
                              end if:
288
                                           -Signed Long Integer Multiply-Add High with
       Saturation-
289
290
                                   temp3:=std logic vector (signed (r2(127 downto 96))* signed (r3(127
       downto 96))):
291
                              temp4:=std_logic_vector (signed(temp3) + signed(r1(127 downto 64)));
292
                              if temp4(63)='1' and temp3(63)='0' and r1(127)='0' then
293
                                   alu_out(127 downto 64) <= (others=>'1');
                              alu_out (127) < = '0';
elsif temp4 (63) = '0' and temp3 (63) = '1' and r1 (127) = '1' then
294
295
                                   alu out (127 downto 64) <= (others=>'0');
296
297
                                   alu out (127) <= '1';
298
299
                                   alu out (127 downto 64) <=temp4;
300
                              end if;
301
302
                              temp3:=std_logic_vector (signed (r2 (63 downto 32))* signed (r3 (63
       downto 32)));
                              temp4:=std_logic_vector (signed(temp3) + signed(r1(63 downto 0)));
303
304
                              if temp4(6\overline{3})='1' and temp3(63)='0' and r1(63)='0' then
```

```
305
                                  alu out (63 downto 0) <= (others=>'1');
306
                                  alu out (63) <= '0';
                             elsif \overline{\text{temp4}} (63)='0' and \overline{\text{temp3}} (63)='1' and \overline{\text{r1}} (63)='1' then
307
                                  alu_out (63 downto 0) <= (others=>'0');
308
309
                                  alu out (63) <= '1';
310
311
                                  alu out (63 downto 0) <= temp4;
312
                             end if:
313
                                         -Signed Long Integer Multiply-Subtract Low with
      Saturation-
314
                             when "110" \Rightarrow
                             temp3:=std_logic_vector (signed (r2 (95 downto 64))* signed (r3 (95
315
      downto 64)));
                             temp4:=std_logic_vector (signed(r1(127 downto 64))- signed(temp3));
316
317
                             if temp4(63)='1' and temp3(63)='1' and r1(127)='0' then
                                  alu out (127 downto 64) <= (others=>'1');
318
                             alu_out (127) \leq '0';
elsif temp4 (63) = '0' and temp3 (63) = '0' and r1 (127) = '1' then
319
320
                                  alu out (127 downto 64) <= (others=>'0');
321
322
                                  alu out (127) <= '1';
323
324
                                  alu out (127 downto 64) <= temp4;
325
                             end if;
326
327
                             temp3:=std logic vector (signed (r2(31 downto 0))* signed (r3(31 downto
      0)));
328
                             temp4:=std logic vector (signed (r1 (63 downto 0))-signed (temp3));
329
                             if temp4(63)='1' and temp3(63)='1' and r1(63)='0' then
330
                                  alu out (63 downto 0) <= (others=>'1');
                                  alu out (63) <= '0';
331
                             elsif temp4(63)='0' and temp3(63)='0' and r1(63)='1' then
332
                                  alu out (63 downto 0) <= (others=>'0'):
333
334
                                  alu out (63) <= '1':
335
336
                                  alu out (63 downto 0) <= temp4;
337
                             end if;
338
                                          -Signed Long Integer Multiply-Subtract High with
      Saturation-
339
                             when "111" =>
340
                             temp3:=std_logic_vector (signed (r2(127 downto 96))* signed (r3(127
      downto 96)));
341
                             temp4:=std_logic_vector (signed (r1(127 downto 64)) - signed (temp3));
342
                             if temp4 (63)='1'
                                                and temp3 (63)='1' and r1 (127)='0' then
343
                                  alu out (127 downto 64) <= (others=>'1');
344
                                  alu out (127) <= '0':
                             elsif temp4 (63) = '0' and temp3 (63) = '0' and r1 (127) = '1' then
345
346
                                  alu out (127 downto 64) <= (others=>'0');
347
                                  alu out (127) <= '1';
348
349
                                  alu out (127 downto 64) <= temp4;
350
                             end if:
351
352
                             temp3:=std_logic_vector (signed (r2 (63 downto 32))* signed (r3 (63
      downto 32)));
                             temp4:=std_logic_vector (signed (r1 (63 downto 0))-signed (temp3));
353
354
                             if temp4(63)='1' and temp3(63)='0' and r1(63)='1' then
355
                                  alu out (63 downto 0) <= (others=>'1');
                                  alu out (63) <= '0';
356
                             elsif temp4 (63) = '0' and temp3 (63) = '1' and r1 (63) = '0' then
357
                                  alu out (63 downto 0) <= (others=>'0');
358
359
                                  alu out (63) <= '1';
360
361
                                  alu out (63 downto 0) <= temp4;
362
                             end if:
363
                             when others => null;
364
```

```
365
                        end case;
366
367
368
                                 -4.3 R3 instruction-
369
                    elsif ins(24 downto 23) = "11" then
370
                    case ins (19 downto 15) is
371
                                   -NOP-
                        when "00000" \Rightarrow null:
372
373
                                 -A: add word-
                        when "00001" =>
374
375
                             alu out (127 downto 96) <= std logic vector (unsigned (r2 (127 downto 96
      ))+unsigned(r1(127 downto 96)));
376
                             alu out (95 downto 64) <= std_logic_vector (unsigned (r2 (95 downto 64)) +
      unsigned (r1(95 \text{ downto } 6\overline{4})))
377
                             alu out (63 downto 32) <= std_logic_vector (unsigned (r2 (63 downto 32)) +
      unsigned (r1 (63 downto 32)));
378
                            alu out (31 downto 0) <= std_logic_vector (unsigned (r2 (31 downto 0)) +
      unsigned (r1(31 downto 0)));
                        ----AH: ada halfword--
when "00010" =>
379
380
                            alu out (127 downto 112) <= std logic vector (unsigned (r2 (127 downto 112)
381
      ))+unsigned(r1(127 downto 112)));
                             alu out (111 downto 96) <= std_logic_vector (unsigned (r2 (111 downto 96)
382
      ))+unsigned(r1(111 downto 96)));
383
                             alu out (95 downto 80) <= std logic vector (unsigned (r2 (95 downto 80)) +
      unsigned (r1 (95 downto 80)))
384
                             alu out (79 downto 64) <= std logic vector (unsigned (r2 (79 downto 64)) +
      unsigned (r1 (79 downto 64)));
385
                             alu out (63 downto 48) <= std logic vector (unsigned (r2 (63 downto 48)) +
      unsigned (r1 (63 downto 48)));
386
                             alu out (47 downto 32) <= std_logic_vector (unsigned (r2(47 downto 32))+
      unsigned (r1 (47 downto 32)))
387
                             alu out (31 downto 16) <= std logic vector (unsigned (r2(31 downto 16)) +
      unsigned (r1(31 downto 16)));
388
                             alu out (15 downto 0) <= std_logic_vector (unsigned (r2 (15 downto 0)) +
      unsigned (r1 (15 downto 0)));
                        ----AHS: ada halfword saturated when "00011" =>
389
390
391
                        alu out (127 downto 112) <= std_logic_vector (signed (r2 (127 downto 112)) +
      signed (r1 (127 downto 112)));
392
                        if alu out (127) = '1' and r2(127) = '0' and r1(127) = '0' then
393
                             alu out (127 downto 112) <= (others=>'1');
                            alu out (127) <= '0'
394
                        elsif alu out (127) = '0' and r2(127) = '1' and r1(127) = '1' then
395
396
                             alu out (127 downto 112) <= (others=>'0');
397
                             alu out (127) <= '1';
398
                        end if;
399
                        alu out (111 downto 96) <= std_logic_vector (signed (r2 (111 downto 96))+
      signed (r1(111 downto 96)));
400
                        if alw out (111)='1' and r2(111)='0' and r1(111)='0' then
                             alu_out(111 downto 96) <= (others=>'1');
401
402
                             alu out (111) <= '0';
                                                  and r2(111) = 1 and r1(111) = 1 then
                        elsif alu out(111) = 0'
403
                             alu out (111 downto 96) <= (others=>'0');
404
                             alu out(111)<='1';
405
406
                        alu out (95 downto 80) <= std logic vector (signed (r2 (95 downto 80)) + signed (
407
      r1(95 downto 80)));
408
                        if alw out (95) = '1' and r2(95) = '0' and r1(95) = '0' then
409
                             alu out (95 downto 80) <= (others=>'1');
410
                             alu out (95) <= '0'
                        elsif alu out (95) = 0 and r2(95) = 1 and r1(95) = 1 then
411
                             alu out (95 downto 80) <= (others=>'0');
412
```

```
413
                            alu out (95) <= '1';
414
415
                        alu out (79 downto 64) <= std logic vector (signed (r2 (79 downto 64)) + signed (
      r1(79 downto 64)));
416
                        if alw out (79) = '1' and r2(79) = '0' and r1(79) = '0' then
417
                            alu out (79 downto 64) <= (others=>'1');
418
                            alu out (79) <= '0':
                        elsif alu out (79) = 0 and r2(79) = 1 and r1(79) = 1 then
419
                            alu out (79 downto 64) <= (others=>'0');
420
421
                            alu out (79) <= '1';
422
423
                        alu out (63 downto 48) <= std logic vector (signed (r2 (63 downto 48)) + signed (
      r1(63 downto 48)));
                        if alu out (63)='1' and r2(63)='0' and r1(63)='0' then
424
425
                            alu out (63 downto 48) <= (others=>'1');
                            alu out (63) <= '0'
426
                        elsif alu out (63) = 0 and r2(63) = 1 and r1(63) = 1 then
427
                            alu out (63 downto 48) <= (others=>'0');
428
429
                            alu out (63) <= '1';
430
                        end if;
431
                        alu out (47 downto 32) <= std_logic_vector (signed (r2 (47 downto 32)) + signed (
      r1(47 downto 32)));
432
                        if alu out (47) = '1' and r2(47) = '0' and r1(32) = '0' then
433
                            alu out (47 downto 32) <= (others=>'1');
                            alu out (47) <= '0';
434
                        elsif alu out (47) = 0'
                                                and r2(47) = 1 and r1(32) = 1 then
435
                            alu_out (47 downto 32) <= (others=>'0');
alu_out (47) <='1';
436
437
438
                        end if;
439
                        alu out (31 downto 16) <= std logic vector (signed (r2(31 downto 16)) + signed (
      r1(31 downto 16))):
440
                        if alu out (31)='1' and r2(31)='0' and r1(31)='0' then
441
                            alu out (31 downto 16) <= (others=>'1');
                            alu out (31) <= '0'
442
                        elsif alu out (31) = 0' and r2(31) = 1' and r1(31) = 1' then
443
444
                            alu out (31 downto 16) <= (others=>'0');
                            alu_out(31)<='1';
445
446
                        end if:
447
                        alu out (15 downto 0) <= std logic vector (signed (r2 (15 downto 0)) + signed (r1
      (15 downto 0)));
                        if alu out (15)='1' and r2(15)='0' and r1(15)='0' then
448
449
                            alu out (15 downto 0) <= (others=>'1');
                       alu out (15) \le 0; elsif alu out (15) = 0 and (15) = 1 and (15) = 1 then
450
451
                            alu_out (15 downto 0) <= (others=>'0');
452
                            alu out (15) <= '1';
453
454
                        end if;
                        455
456
457
                        alu out \leq r1 and r2:
                       458
459
460
                        alu out (127 downto 96) <=r1 (31 downto 0);
461
                        alu out (95 \text{ downto } 64) \leq r1(31 \text{ downto } 0);
462
                        alu out (63 downto 32) <= r1 (31 downto 0);
463
                        alu out (31 \text{ downto } 0) \leq r1(31 \text{ downto } 0);
464
                        -----CLZ: count leading zeros in words when "00110" =>
465
466
467
                        zero count := 0;
                            for i in 127 downto 96 loop
468
```

```
469
                                  if r1(i) = '0' then
470
                                      zero count := zero count+1;
471
472
                                      exit:
473
                                  end if;
474
                             end loop
475
                             alu out (127 downto 96) <= std logic vector (to unsigned (zero count, 32
      ));
476
                             zero count :=0;
477
478
                             for i in 95 downto 64 loop
                                  if r1(i) = '0' then
479
480
                                      zero count := zero count+1;
481
482
                                      exit;
483
                                  end if;
484
                             end loop;
                             alu out (95 downto 64) <= std_logic_vector (to unsigned (zero count, 32
485
      ));
486
                             zero count :=0;
487
488
                             for i in 63 downto 32 loop
                                  if rl(i) = '0' then
489
490
                                      zero count := zero count+1;
491
                                  else
492
                                      exit;
493
                                  end if;
494
                             end loop;
495
                             alu_out (63 downto 32) <= std_logic_vector (to_unsigned (zero_count, 32)
      ));
496
                             zero count :=0;
497
                             for i in 31 downto 0 loop
498
499
                                  if r1(i) = '0' then
500
                                      zero count := zero count+1;
501
                                  else
502
                                      exit;
503
                                  end if;
504
                             end loop;
505
                             alu out (31 downto 0) <= std_logic_vector (to unsigned (zero count, 32
      ));
506
                             zero count :=0;
507
                                  -MAX: max signed word
                              "00111" =>
508
                         when
                             if signed(r1(127 downto 96)) > signed(r2(127 downto 96)) then
509
510
                                  alu out (127 \text{ downto } 96) \le r1 (127 \text{ downto } 96);
511
                                      alu out (127 downto 96) <= r2(127 downto 96);
512
513
                             end if:
514
515
                             if (signed (r1 (95 downto 64)) > signed (r2 (95 downto 64))) then
516
                                  alu out (95 \text{ downto } 64) \leq r1 (95 \text{ downto } 64);
517
518
                                      alu_out (95 downto 64) \le r2 (95 downto 64);
519
                             end if:
520
521
                             if (signed (r1 (63 downto 32)) > signed (r2 (63 downto 32))) then
522
                                  alu out (63 downto 32) <= r1 (63 downto 32);
523
524
                                      alu out (63 downto 32) \langle = r2 (63 \text{ downto } 32);
525
                             end if;
526
527
                             if (signed(r1(31 downto 0)) > signed(r2(31 downto 0)))) then
528
                                  alu out (31 \text{ downto } 0) \leq r1(31 \text{ downto } 0);
529
                                  else
530
                                      alu out (31 \text{ downto } 0) \le r2(31 \text{ downto } 0);
```

```
531
                           end if;
532
533
534
                                 -MIN: min signed word
                       when "01000" =>
535
                           if (to integer (signed (r1 (127 downto 96))) > to integer (signed (r2 (127
536
      downto 96)))) then
537
                               alu out (127 downto 96) \leq r2 (127 \text{ downto } 96):
538
539
                                    alu out (127 downto 96) <= r1 (127 downto 96);
540
                           end if:
541
542
                           if signed (r1 (95 \text{ downto } 64)) > \text{signed} (r2 (95 \text{ downto } 64)) then
543
                               \overline{alu} out (95 downto 64) <= r2 (95 downto 64);
544
                                    alu out (95 downto 64) <= r1 (95 downto 64);
545
546
                           end if:
547
                           if signed(r1(63 downto 32)) > signed(r2(63 downto 32)) then
548
549
                               alu out (63 downto 32) \langle = r2 (63 \text{ downto } 32);
550
                               else
551
                                    alu out (63 downto 32) <= r1 (63 downto 32);
552
                           end if;
553
554
                           if signed (r1(31 \text{ downto } 0)) > \text{signed}(r2(31 \text{ downto } 0)) then
                               alu out (31 \text{ downto } 0) \le r2(31 \text{ downto } 0);
555
556
557
                                    alu out (31 \text{ downto } 0) \leq r1(31 \text{ downto } 0);
                           end if;
558
559
560
561
                                -MSGN: multiply signed
                            -222
562
                       when "01001" =>
563
                       if to integer (signed (r1 (127 downto 96))) = -2147483648 and r2 (127) = '1'
564
      then
565
                           alu out (127 downto 96) <= (0thers=>'1');
                           alu out (127) <= '0';
566
567
                       else
                           if r2(127)='1' then
568
                                 -signed(r1(127 downto 96)*(-1)
569
570
                               alu out (127 downto 96) <= std_logic_vector (to signed (to integer (
      signed (r1(127 \text{ downto } 96)))*(-1), 32));
571
572
                           573
                               574
575
                               alu out (127 downto 96) <=r1 (127 downto 96);
576
                           end if:
577
                       end if;
578
579
                       if to integer (signed (r1 (95 downto 64))) = -2147483648 and (r2 (127) = '1')
580
      then
581
                           alu out (95 downto 64) <= (0thers => '1'):
582
                           alu out (95) <= '0';
583
                       else
                           if (r2(95)='1') then
584
                               alu out (95 downto 64) <=std logic vector (to signed (to integer (
585
      signed (r1 (95 downto 64)))*(-1), 32));
586
                               elsif unsigned (r2 (95 downto 64))=0 then
                               587
588
589
                               alu out (95 downto 64) <=r1 (95 downto 64);
590
                           end if;
591
                       end if;
```

```
592
593
                        if to integer (signed (r1 (63 downto 32))) = -2147483648 and (r2 (127)='1')
      then
                            alu_out (63 downto 32) <= (0thers => '1');
594
595
                            alu out (63) <= '0';
596
                        else
597
                            if (r2(63)='1') then
598
                                alu out (63 downto 32) <=std logic vector (to signed (to integer (
      signed (r1 (63 downto 32)))*(-1), 32));
599
                                elsif unsigned (r2(63 downto 32))=0 then
600
                                601
602
                                alu out (63 downto 32) <= r1 (63 downto 32);
603
                            end if:
604
                        end if;
605
606
607
                        if to integer (signed (r1 (31 downto 0))) = -2147483648 and (r2 (127) = '1')
      then
608
                            alu out (31 \text{ downto } 0) \le (0 \text{thers} = \text{`1'});
609
                            alu out (31) <= '0';
610
                        else
611
                            if (r2(31)='1') then
612
                                alu out (31 downto 0) <= std_logic_vector (to signed (to integer (
      signed(r1(31 downto 0)))*(-1), 32));
                                elsif unsigned(r2(31 downto 0))=0 then
613
614
                                615
616
                                alu out (31 downto 0) <= r1 (31 downto 0);
617
                            end if;
618
                        end if;
619
                                 -MPYU: multiply unsigned
620
                        when "01010" \Rightarrow
                        alu out (127 downto 96) <= std logic vector (to unsigned (to integer (unsigned
621
      (r1(111 \text{ downto } 96)))*to integer (unsigned (r2(111 \overline{downto } 96))), 32));
622
                        alu out (95 downto 64) <= std_logic_vector (to unsigned (to integer (unsigned (
      r1(79 downto 64)))*to integer ( unsigned (r2(79 downto 64))), 32));
alu_out (63 downto 32) <= std_logic_vector (to_unsigned (to_integer (unsigned (
623
      r1(47 downto 32)))*to integer (unsigned (r2(47 downto 32))), 32));
                        alu out (31 downto 0) <= std_logic_vector (to unsigned (to integer (unsigned (
624
      r1(15 \text{ downto } 0)))*to\_integer ( unsigned (r2(15 downto 0))), 32));
625
                                 -OR: bitwise logical or
                        when "01011"
626
627
                            alu out <= r1 or r2;
628
629
                                 -POPCNTH: count ones in halfwords
630
                        when "01100" =>
                        one count := 0;
631
                            for i in 127 downto 112 loop
if r1(i)='1' then
632
633
634
                                     one count := one count +1;
635
                                end if;
636
                            end loop;
637
                            alu_out (127 downto 112) <= std_logic_vector (to_unsigned (one_count, 16
      ));
638
                            one count :=0;
639
640
                            for i in 111 downto 96 loop
641
                                 if r1(i)='1' then
642
                                     one count := one count +1;
643
                                end if;
644
645
                            alu out (111 downto 96) <= std_logic_vector (to unsigned (one count, 16
      ));
646
                            one count :=0;
647
```

```
648
                             for i in 95 downto 80 loop
649
                                 if r1(i)='1' then
650
                                      one count := one count +1;
651
                                 end if:
652
                             end loop;
653
                             alu out (95 downto 80) <= std_logic_vector (to unsigned (one count, 16
      ));
654
                             one count :=0:
655
656
                             for i in 79 downto 64 loop
657
                                 if r1(i)='1' then
658
                                      one count := one count +1;
659
                                 end if;
660
                             end loop;
                             alu_out (79 downto 64) <= std_logic_vector (to_unsigned (one_count, 16
661
      ));
662
                             one count :=0;
663
664
                             for i in 63 downto 48 loop
                                 if r1(i)='1' then
665
666
                                     one count := one count +1;
667
                                 end if;
668
                             end loop;
                             alu out (63 downto 48) <= std logic vector (to unsigned (one count, 16
669
      ));
670
                             one count :=0;
671
672
                             for i in 47 downto 32 loop
673
                                 if r1(i)='1' then
674
                                      one count := one count +1;
675
                                 end if;
676
                             end loop;
677
                             alu out (47 downto 32) <= std logic vector (to unsigned (one count, 16
      ));
678
                             one count :=0;
679
680
                             for i in 31 downto 16 loop
681
                                 if r1(i)='1' then
682
                                      one count := one count +1;
683
684
                             end loop;
685
                             alu out (31 downto 16) <= std_logic_vector (to unsigned (one count, 16)
      ));
686
                             one count :=0;
687
688
                             for i in 15 downto 0 loop
689
                                 if r1(i)='1' then
690
                                      one count := one count +1;
691
                                 end if:
692
                             end loop;
693
                             alu out (15 downto 0) <= std logic vector (to unsigned (one count, 16));
694
                             one count :=0;
695
696
                        -----ROT: rotate bits right when "01101" =>
697
698
                            bits of shift:=to integer (unsigned (r2 (6 downto 0)));
699
                             alu out <=rl ror bits of shift;
700
701
                                  -ROTW: rotate bits in word
702
                        when "01110" =>
703
                             bits of shift :=to integer (unsigned (r2(100 downto 96)));
                            alu out (127 downto 96) <=r1(127 downto 96) ror bits of shift;
bits_of_shift:=to_integer(unsigned(r2(68 downto 64)));
704
705
706
                             alu out (95 downto 64) <=r1 (95 downto 64) ror bits of shift;
                             bits of shift := to integer (unsigned (r2 (36 downto 32)));
707
708
                             alu out (63 downto 32) <=r1 (63 downto 32) ror bits of shift;
```

```
709
                              bits_of_shift :=to_integer (unsigned (r2 (4 downto 0)));
710
                              alu out (31 downto 0) <=r1 (31 downto 0) ror bits of shift;
711
712
                                    -SHLHI: shift left halfword immediate:
                               --222
713
                         when "01111" =>
714
715
                              bits of shift:=to integer (unsigned (r2(115 downto 112)));
716
                              alu out (127 downto 112) <=r1 (127 downto 112) SLL bits of shift:
                              bits of shift:=to integer (unsigned (r2 (99 downto 96)));
717
718
                              alu out (111 downto 96) <=r1 (111 downto 96) SLL bits of shift;
719
                              bits of shift:=to integer (unsigned (r2(83 downto 80)));
                              alu out (95 downto 80) <=r1 (95 downto 80) SLL bits of shift; bits_of_shift:=to_integer (unsigned (r2 (67 downto 64)));
720
721
722
                              alu out (79 downto 64) <=r1 (79 downto 64) SLL bits of shift;
                              bits of shift:=to integer (unsigned (r2(51 \text{ downto } \overline{48})));
723
724
                              alu out (63 downto 48) <=r1 (63 downto 48) SLL bits of shift;
725
                              bits_of_shift:=to_integer(unsigned(r2(35 downto 32)));
726
                              alu out (47 downto 32) <=r1 (47 downto 32) SLL bits of shift;
                              bits of shift := to integer (unsigned (r2(19 \text{ downto } \overline{1}6))));
727
728
                              alu out (31 downto 16) <=r1 (31 downto 16) SLL bits of shift;
729
                              bits of shift :=to integer (unsigned (r2(3 downto 0)));
730
                              alu out (15 downto 0) <=r1 (15 downto 0) SLL bits of shift;
731
                         -----SFH: subtract from halfword immediate when "10000" =>
732
733
                         alu_out (127 downto 112) <= std_logic_vector (to_unsigned (to_integer (
734
       unsigned (r2(127 downto 112)))-to integer (unsigned (r2(127 downto 112))), 16));
                         alu_out (111 downto 96) <= std_logic_vector (to_unsigned (to_integer (unsigned
735
       (r2(111 downto 96)))-to_integer (unsigned (r2(111 downto 96))), 16));
      alu_out (95 downto 80) <=std_logic_vector (to_unsigned (to_integer (unsigned (r2 (95 downto 80)))-to integer (unsigned (r2 (95 downto 80))), 16));
736
737
                         alu out (79 downto 64) <= std_logic_vector (to unsigned (to integer (unsigned (
      r2(79 downto 64)))-to integer (unsigned (r2(79 downto 64))), 16));
                         alu out (63 downto 48) <= std logic vector (to unsigned (to integer (unsigned))
738
      r2(63 \text{ downto } 48)))-to integer (unsigned (r2(63 \text{ downto } 48))), 16));
                         alu out (47 downto 32) <= std_logic_vector (to unsigned (to integer (unsigned (
739
      r2(47 downto 32)))-to integer (unsigned (r2(47 downto 32))), 16));
alu_out(31 downto 16) <= std_logic_vector (to_unsigned (to_integer (unsigned (
740
      r2(31 \text{ downto } 16)))-to integer (unsigned (r2(\overline{3}1 \text{ downto } 16))), \overline{16}));
                         alu out (15 downto 0) <= std_logic_vector (to unsigned (to integer (unsigned))
741
      r2(15 \text{ downto } 0)))-to integer (unsigned (r2(\overline{15} \text{ downto } 0))), 1\overline{6}));
742
                         -----SFW: subtract from word when "10001" =>
743
744
                         alu out (127 downto 96) <= std_logic_vector (to unsigned (to integer (unsigned
745
       (r2(127 downto 96)))-to integer (unsigned (r2(127 downto 96))), 32));
746
                         alu out (95 downto 64) <= std_logic_vector (to unsigned (to integer (unsigned (
      r2(95 downto 64)))-to integer (unsigned (r2(95 downto 64))), 32));
747
                         alu out (63 downto 32) <= std_logic_vector (to unsigned (to integer (unsigned (
       r2(63 downto 32)))-to_integer (unsigned (r2(63 downto 32))), 32));
                         alu_out (31 downto 0) <= std_logic_vector (to_unsigned (to_integer (unsigned (
748
      r2(31 \text{ downto } 0))-to integer (unsigned (r2(31 \text{ downto } 0))), 32));
749
750
                                   --SFHS: subtract from halfword saturated
751
                           -----saturation??
752
                         when "10010" =>
                         alu out (127 downto 112) <= std_logic_vector (signed (r2 (127 downto 112)) -
753
       signed (r1 (127 downto 112)));
754
                          if alu out (127)='0' and r2(127)='1' and r1(127)='0' then
                              alu out (127 downto 112) <= (others=>'0');
755
                         alu out (127) \le 1; elsif alu out (127) = 1 and (127) = 1 and (127) = 1 then
756
757
                              alu_out (127 downto 112) <= (others=>'1');
758
                              alu_out (127) <= '0';
759
760
                         end if;
761
```

```
762
                          alu_out(111 downto 96) <= std_logic_vector(signed(r2(111 downto 96))-
       signed (r1 (111 downto 96)));
                          if alu_out(111)='0' and r2(111)='1' and r1(111)='0' then
763
                               \overline{alu} out (111 downto 96) \langle = (others = \rangle' 0');
764
                          \begin{array}{c} alu\_out \ (111) <= '1' \ ; \\ elsif \ alu \ out \ (111) =' 1' \ \ and \ \ r2 \ (111) =' 0' \ \ and \ \ r2 \ (111) =' 1' \ \ then \end{array}
765
766
767
                               alu out (111 downto 96) <= (others=>'1');
768
                               alu out (111) <= '0':
769
                          end if;
770
771
                          alu out (95 downto 80) <= std logic vector (signed (r2 (95 downto 80)) - signed (
       r1(95 downto 80)));
772
                          if alu out (95)='0' and r2(95)='1' and r1(95)='0' then
773
                               \overline{alu} out (95 downto 80) \langle = (others = \rangle' 0');
                          alu_out (95) \le 1'; elsif alu_out (95) = 1' and (95) = 0' and (95) = 1' then
774
775
776
                               alu out (95 downto 80) \langle = (others = \rangle' 1');
                               alu_out (95) <= '0';
777
778
                          end if;
779
780
                          alu out (79 downto 64) <= std logic vector (signed (r2 (79 downto 64)) - signed (
      r1(79 downto 64)));
781
                          if alu out (79)='0' and r2(79)='1' and r1(79)='0' then
782
                               alu out (79 downto 64) <= (others=>'0');
                               alu out (79) <= '1'
783
                          elsif alu out (79)='1' and r2(79)='0' and r2(79)='1' then
784
785
                               alu out (79 downto 64) <= (others=>'1');
                               alu_out (79) <= '0' :
786
787
                          end if:
788
789
                          alu out (63 downto 48) <= std_logic_vector (signed (r2 (63 downto 48)) - signed (
       r1(63 downto 48)));
790
                          if alu out (63) = 0 and r2(63) = 1 and r1(63) = 0 then
791
                               alu out (63 downto 48) <= (others=>'0');
                          alu out (63) \le 1'; elsif alu out (63) = 1' and (63) = 0' and (63) = 1' then
792
793
794
                               alu out (63 downto 48) <= (others=>'1');
                               alu out (63) <= '0';
795
796
                          end if:
797
798
                          alu out (47 downto 32) <= std_logic_vector (signed (r2 (47 downto 32)) - signed (
      r1(47 downto 32)));
799
                          if alu out (47)='0' and r2(47)='1' and r1(47)='0' then
800
                               \overline{alu} out (47 downto 32) <= (others=>'0');
                               alu out (47) <= '1'
801
                          elsif alu out (47)='1' and r2(47)='0' and r2(47)='1' then
802
803
                               alu out (47 downto 32) <= (others=>'1');
804
                               alu out (47) <= '0';
805
                          end if:
806
807
                          alu out (31 downto 16) <= std logic vector (signed (r2(31 downto 16)) - signed (
      r1(31 downto 16)));
808
                          if alu_out(31)='0' and r2(31)='1' and r1(31)='0' then
                               \overline{alu} out (31 downto 16) <= (others=>'0');
809
                          alu\_out(31) \le 1'; elsif alu out(31)='1' and r2(31)='0' and r2(31)='1' then
810
811
812
                               alu out (31 downto 16) <= (others=>'1');
813
                               alu out (31) <= '0';
814
                          end if:
815
                          alu out (15 downto 0) <= std_logic_vector (signed (r2 (15 downto 0)) - signed (r1
816
       (15 downto 0)));
817
                          if alu out (15)='0' and r2(15)='1' and r1(15)='0' then
818
                               \overline{alu} out (15 downto 0) \langle = (others = \rangle' 0');
                               alu_out (15) <= '1';
819
                          elsif \overline{alu} out (15)='1' and r2(15)='0' and r2(15)='1' then
820
```

```
23
       -- Title
                        : forwarding_unit
4
       -- Design
                        : processor
5
          Author
6
          Company
7
8
9
10
       -- File
       C: | Users | gavin | Desktop | Study | ESE345 | project | processor | processor | src | forwarding unit. vhd
                        : Sat Nov 36 17:16:23 2019
11
          Generated
                        : interface description file
12
       -- From
13
       -- By
                        : Itf2Vhd1 ver. 1.22
14
15
16
17
       -- Description :
18
19
20
21
       --{{ Section below this comment is automatically maintained
22
            and may be overwritten
\frac{\overline{23}}{24}
       --{entity {forwarding unit} architecture {\behavioral \}}
25
      library ieee;
26
      use ieee. std logic 1164.all;
27
      use ieee.numeric std.all;
28
29
      entity forwarding unit is
30
31
           ALU out : in std_logic_vector (127 downto 0);
32
           rl in : in std logic vector (127 downto 0);
33
           r2 in : in std logic vector (127 downto 0);
34
           r3 in : in std_logic_vector (127 downto 0);
35
           ins: in std_logic_vector(24 downto 0);
           old ins: in std_logic_vector (24 downto 0); r1_out: out std_logic_vector (127 downto 0); r2_out: out std_logic_vector (127 downto 0);
36
37
38
39
           r3_out : out std_logic_vector (127 downto 0)
40
41
      end forwarding unit;
42
43
       --}} End of automatically maintained section
44
45
      architecture behavioral of forwarding unit is
46
      signal older ins : std_logic_vector (24 downto 0);
47
      signal old out : std_logic_vector (127 downto 0);
48
      begin
49
           process (ALU_out, r1_in, r2_in, r3_in, ins, old_ins)
50
           begin
                if ins(24) = '0' then
51
                     if old_ins(4 downto 0) = ins(4 downto 0) then
52
53
                         rl_out <= ALU_out;
                         r2_out <= r2_in;
54
                    r3 out <= r3 in;
elsif older ins (4 downto 0) = ins (4 downto 0) then
55
56
57
                         r1 out <= old out;
                         r2 out \langle = r2 in;
58
59
                         r3 out \langle = r3 in;
60
                    else
61
                         r1 out \langle = r1 in;
                         r2 out <= r2_in;
62
                         r3_out <= r3_in;
63
64
                     end if;
65
                elsif ins(24) = '1' then
```

```
66
                      if ins(23) = '1' then
                           if ins (19 downto 15) = "00000" then
67
                                r1_out <= r1_in;
68
69
                                r2_out <= r2_in;
70
                                r3 out \langle = r3_in;
71
                           else
72
                                if old ins (4 downto 0) = ins (9 downto 5) then
73
                                     r1 out <= ALU out:
74
                                     r2 out \langle = r2 in;
75
                                     r3 out <= r3 in;
76
                                elsif old ins (4 downto 0) = ins (14 downto 10) then
                                     r2 out <= ALU out;
77
                                     rl out <= rl_in;
78
79
                                     r3 out \langle = r3 in;
80
                                elsif older ins (\overline{4} \text{ downto } 0) = \text{ins} (9 \text{ downto } 5) then
                                     rl_out <= old_out;
81
                                r2_out <= r2_in;
r3_out <= r3_in;
elsif older ins (4 downto 0) = ins(14 downto 10) then
82
83
84
85
                                     r2 out <= old out;
86
                                     r1 out \langle = r1 in;
87
                                     r3 out \langle = r3 in;
88
                                else
89
                                     rl out <= rl in;
                                     r2 out \langle = r2 in;
90
91
                                     r3 out \langle = r3 in;
92
93
                           end if;
94
                      elsif ins (23) = '0' then
                           if old_ins(4 downto 0) = ins(9 downto 5) then
95
96
                                rl out <= ALU out;
97
                                r2 out \langle = r2 in;
                                r3 out <= r3 in:
98
99
                           elsif old ins (4 downto 0) = ins (14 downto 10) then
100
                                r2 out <= ALU out;
                                r1 out <= r1 in;
r3 out <= r3 in;
101
102
                           elsif old ins (4 downto 0) = ins (19 downto 15) then
103
104
                                r3 \text{ out} \leftarrow ALU \text{ out};
                                r1 out \langle = r1 \overline{i}n;
105
                           r2\_out \le r2\_in;
elsif older_ins (4 downto 0) = ins (9 downto 5) then
106
107
                                r1_out <= old_out;
r2_out <= r2_in;
108
109
110
                                r3 out \langle = r3 in;
111
                           elsif older ins (4 downto 0) = ins (14 downto 10) then
112
                                r2 out <= old out;
113
                                rl out <= rl in;
                           r3 out <= r3 in;
elsif older_ins(4 downto 0) = ins(19 downto 15) then
114
115
                                r3 out \leq old out;
116
                                r1 out \langle = r1 in;
117
118
                                r2_{out} \leftarrow r2_{in};
119
                           else
                                rl out <= rl in;
120
121
                                r2 out \langle = r2 in;
                                r3 out <= r3 in;
122
123
                           end if;
124
                      end if;
125
                 end if;
126
                 older ins <= old ins;
127
                 old out <= ALU out;
128
            end process;
129
130
131
              -- enter your statements here --
```

# $File: f:/project 345/src/forwarding\_unit.vhd \ (/file\_io\_tb/UUT/u4)$

```
132
133 end behavioral;
134
```

```
25
     library ieee;
26
     use ieee.std logic 1164.all;
27
     use ieee.numeric_std.all;
28
     package insbuffer_type is
type insBuffer is array(63 downto 0) of std_logic_vector (24 downto 0);
29
30
     end package insbuffer type;
31
32
     use work.insbuffer type.all;
33
34
     library ieee;
35
     use ieee. std logic 1164.all;
     use ieee.numeric std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
36
37
38
39
     entity ins_buffer is
40
         port (
         instructions : in insBuffer;
clk : in std_logic;
41
42
43
         ins out : out std_logic_vector (24 downto 0)
44
     end ins buffer;
45
46
47
     --}} End of automatically maintained section
48
49
     architecture behavioral of ins_buffer is
50
     signal PC : std_logic_vector (5 downto 0) := "0000000";
51
     begin
52
         process(clk, instructions)
53
         begin
54
              if rising edge (clk) then
                   ins out <= instructions (to integer (unsigned (PC)));
55
                   PC <= PC + std_logic_vector (to unsigned (1, PC'length));</pre>
56
57
              end if:
58
         end process;
59
60
           -- enter your statements here --
61
62
     end behavioral;
```

- 1 -

```
23
     -- Title
                      : register file
4
                      : processor
     -- Design
5
        Author
6
     -- Company
7
8
9
10
     -- File
     C: | Users | gavin | Desktop | Study | ESE345 | project | processor | processor | src | register file. vhd
                      : Sat Nov 30 15:35:50 2019
11
        Generated
     -- From
12
                        interface description file
13
     -- By
                      : Itf2Vhd1 ver. 1.22
14
15
16
17
     - Description :
18
19
20
21
     --{{ Section below this comment is automatically maintained
22
           and may be overwritten
23
     --{entity {register file} architecture {behavioral}}
\overline{24}
25
     library IEEE;
26
     use IEEE. std logic 1164.all;
27
     use ieee.numeric_std.all;
28
29
     entity register file is
30
          port (
31
               WrData: in STD_LOGIC_VECTOR (127 downto 0);
32
               ins: in STD_LOGIC_VECTOR (24 downto 0);
33
               old ins: in std_logic_vector (24 downto 0);
               r1: out STD_LOGIC_VECTOR (127 downto 0);
r2: out STD_LOGIC_VECTOR (127 downto 0);
r3: out STD_LOGIC_VECTOR (127 downto 0);
34
35
36
37
               ins_out : out std_logic_vector (24 downto 0);
38
               clk: in std_logic
39
40
     end register_file;
41
42
     --}} End of automatically maintained section
43
44
     architecture behavioral of register file is
45
     type RegisterFile is array (31 downto 0) of std logic vector (127 downto 0);
46
     signal regs : RegisterFile := ((others=>(others=>'0')));
47
     begin
          process (clk, WrData, ins)
48
49
         begin
50
              if rising edge (clk) then
                   if old_ins(24 \text{ downto } 23) = "11" \text{ then}
51
52
                       if old_ins (19 downto 15) = "00000" then
53
                       nu11:
54
                       else
                            regs (to integer (unsigned (old ins (4 downto 0)))) <= WrData;
55
56
                       end if:
57
                       regs (to integer (unsigned (old ins (4 downto 0)))) <= WrData;
58
59
                   end if;
                   if ins(24) = '0' then
60
61
                       r1 <= regs (to_integer (unsigned (ins (4 downto 0))));
62
                       r2 <= regs (to integer (unsigned (ins (14 downto 10))));
63
                       r3 <= regs(to_integer(unsigned(ins(19 downto 15))));
```

```
64
                  end if;
                  if ins (9 downto 5) = old_ins (4 downto 0) then
65
66
                      r1 <= WrData;
                      r2 <= regs (to_integer (unsigned (ins (14 downto 10))));
67
68
                      r3 <= regs (to integer (unsigned (ins (19 downto 15))));
                  elsif ins (9 downto 5) = old ins (4 downto 0) then
69
70
                      r2 <= WrData:
                       r1 <= regs (to integer (unsigned (ins (9 downto 5))));
71
72
                      r3 <= regs (to integer (unsigned (ins (19 downto 15))));
                  elsif ins (9 downto 5) = old ins (4 downto 0) then r3 <= WrData ;
73
74
                      r2 <= regs(to_integer(unsigned(ins(14 downto 10))));
75
76
                      r1 <= regs(to_integer(unsigned(ins(9 downto 5))));
77
                  else
78
                       r1 <= regs (to integer (unsigned (ins (9 downto 5))));
                       r2 <= regs (to integer (unsigned (ins (14 downto 10))));
79
80
                      r3 <= regs (to integer (unsigned (ins (19 downto 15))));
81
                  end if;
82
                  ins out <= ins;</pre>
83
              end if;
84
         end process;
85
86
           -- enter your statements here --
87
88
     end behavioral;
89
```

```
library ieee;
1
   use ieee.std logic 1164.all;
   use ieee.numeric std.all;
   use STD.textio.all;
   use ieee.std logic textio.all;
6
   use work.insbuffer type.all;
7
8
  entity file io tb is
9
   end file io tb;
10
11
12 architecture behave of file io tb is
13
    ______
14
15
    -- Declare the Component Under Test
16
17
18
     signal tb clk: std logic;
     signal tb alu out: std logic vector(127 downto 0);
19
     signal rom data: insBuffer;
20
21
     signal count:integer :=0;
22
     signal alu out: std logic vector(127 downto 0);
23
24
    constant period : time := 20 ns;
25
26
27
28
     -- Instantiate and Map UUT
    ______
29
30
    file file input : text;
31
     file file output: text;
32
33
34
35
     begin
36
         UUT: entity pipiline unit port map(
37
            ins in => rom data,
            clk => tb clk,
38
39
            ALU o => tb alu out
40
            );
41
42
43
44
45
    -- This procedure reads the file input_vectors.txt which is located in
   the
46
     -- simulation project area.
47
     -- It will read the data in and send it to the ripple-adder component
48
     -- to perform the operations. The result is written to the
49
     -- output results.txt file, located in the same directory.
50
51
    process
52
    variable ILINE : line;
53
      variable INS LINE : std_logic_vector(24 downto 0);
      variable count: integer:=0;
```

```
55
        variable v_out : line;
56
57
      begin
        file_open(file_input, "opcode.txt", read_mode);
file_open(file_output, "alu_out.txt", write_mode);
58
59
60
61
62
        while not endfile (file input) loop
63
          readline(file input, ILINE);
64
          read(ILINE, INS LINE);
         rom data(count) <= INS LINE;
65
          count := count+1;
66
67
        end loop;
68
        file close(file input);
69
70
71
        for i in 0 to count +4 loop
72
             wait for period;
73
             write(v_out, tb_alu_out);
74
             writeline(file output, v out);
75
        end loop;
76
        file close (file output);
77
78
      end process;
79
80
81
82
      clock: process
83
      begin
           tb clk <= '0';
84
85
           wait for 10ns;
          tb clk<='1';
86
87
           wait for 10ns;
88
      end process;
89 end behave;
```