```
library ieee;
3
       use ieee.std_logic_1164.all;
4
      use ieee.numeric_std.all;
5
        -use ieee.std_logic_arith.all;
6
7
       entity alu is
           port (
9
           r1: in std logic vector (127 downto 0);
10
           r2: in std_logic_vector (127 downto 0);
           r3: in std_logic_vector (127 downto 0);
11
           ins: in std_logic_vector (24 downto 0);
12
           clk : in std_logic;
13
           ins_out: out std_logic_vector (24 downto 0);
14
15
           alu out: out std_logic_vector (127 downto 0)
16
       end alu;
17
18
19
       architecture behavioral of alu is
20
       begin
21
           process (r1, r2, r3, ins, c1k)
                variable temp1, temp2: std_logic_vector (31 downto 0);
variable temp3, temp4: std_logic_vector (63 downto 0);
\overline{22}
23
24
25
                variable zero count : integer;
variable one_count : integer;
26
                variable bits of shift : integer;
27
28
                if rising_edge (clk) then
29
30
                ins out <= ins:
31
32
                                    -4.1 load imm instruction-
                if ins(24) = '0' then
33
                     if ins (23 downto 21) = "000" then
34
35
                     alu out \langle = r1;
                     alu out (15 downto 0) <= ins (20 downto 5);</pre>
36
37
                     elsif ins(23 downto 21) = "001" then
38
                     alu out <= r1;
39
                     alu out (31 downto 16) <= ins (20 downto 5);
40
                     elsif ins (23 downto 21) = "010" then
                    alu_out <= r1;
alu_out (47 downto 32) <= ins (20 downto 5);
41
42
                     elsif ins (23 downto 21) = "011" then
43
                    alu out <= r1;
alu out (63 downto 48) <= ins(20 downto 5);
44
45
46
                     elsif ins (23 \text{ downto } 21) = "100" \text{ then}
47
                     alu out \langle = r1;
48
                     alu out (79 downto 64) <= ins (20 downto 5);
49
                     elsif ins (23 \text{ downto } 21) = "101" \text{ then}
50
                     alu_out <= r1;
                     alu_out (95 downto 80) <= ins (20 downto 5);
51
52
                     elsif ins(23 downto 21) = "110" then
53
                     alu out \langle = r1;
54
                     alu_out (111 downto 96) <= ins (20 downto 5);
55
                     elsif ins(23 downto 21) = "111" then
56
                     alu out <= r1;
                     alu out (127 downto 112) <= ins (20 downto 5);
57
58
                     end if;
59
60
                                   --4.2 R4 instruction-
61
                             -saturation??
                     elsif ins(24 downto 23) = "10" then
62
63
                         case ins(22 downto 20) is
64
65
                              ----Signed Integer Multiply-Add Low with
       Saturation-
```

```
when "000" \Rightarrow
66
67
                               temp1:=std logic vector (signed (r2(111 downto 96)) * signed (r3(111
       downto 96)));
68
                              temp2:=std_logic_vector (signed (temp1) + signed (r1(127 downto 96)));
                              if temp2(31)='1' and temp1(31)='0' and r1(127)='0' then
alu out(127 downto 96)<=(others=>'1');
69
70
                                   alu out (127) <= '0':
71
                              elsif temp2(31)='0' and temp1(31)='1' and r1(127)='1' then
72
73
                                   alu out (127 downto 96) <= (others=>'0');
74
                                   alu out (127) <= '1';
75
                              else
76
                                   alu out (127 downto 96) <=temp2;
77
                              end if:
78
79
                              temp1:=std_logic_vector (signed (r2 (79 downto 64))* signed (r3 (79
       downto 64)));
                              temp2:=std_logic_vector (signed(temp1) + signed(r1(95 downto 64)));
if temp2(31)='1' and temp1(31)='0' and r1(95)='0' then
    alu out(95 downto 64)<=(others=>'1');
80
81
82
                                   alu out (95) <= '0';
83
                              elsif temp2(31)='0' and temp1(31)='1' and r1(95)='1' then
84
85
                                   alu out (95 downto 64) <= (others=>'0');
                                   alu out (95) <= '1';
86
87
88
                                   alu out (95 downto 64) <= temp2;
89
                              end if;
90
91
                              temp1:=std logic vector (signed (r2 (47 downto 32))* signed (r3 (47
       downto 32)));
                              temp2:=std_logic_vector (signed (temp1) + signed (r1(63 downto 32)));
92
                              if temp2(31)='1' and temp1(31)='0' and r1(63)='0' then
93
                                   alu out (63 downto 32) <= (others=>'1');
94
                                   alu out (63) <= '0';
95
                              elsif temp2(31)='0' and temp1(31)='1' and r1(63)='1' then
96
                                   alu out(63 downto 32) <= (others=>'0');
97
98
                                   alu out (63) <= '1';
99
                                   alu out (63 downto 32) <= temp2;</pre>
100
101
                              end if:
102
103
                              temp1:=std_logic_vector (signed (r2 (15 downto 0))* signed (r3 (15 downto
      0)));
104
                              temp2:=std_logic_vector (signed (temp1) + signed (r1(31 downto 0)));
105
                              if temp2(31)='1' and temp1(31)='0' and r1(31)='0' then
106
                                   alu out (31 downto 0) <= (others=>'1');
107
                                   alu out (31) <= '0';
                              elsif temp2(31)='0' and temp1(31)='1' and r1(31)='1' then
108
109
                                   alu out (31 downto 0) <= (others=>'0');
110
                                   alu out (31) <= '1';
111
                              else
112
                                   alu out (31 downto 0) <= temp2;
113
114
                                       -Signed Integer Multiply-Add High with
       Saturation-
                              when "001" =>
115
                              temp1:=std logic vector (signed (r2(127 downto 112))* signed (r3(127
116
       downto 112)));
                              temp2:=std_logic_vector (signed(temp1) + signed(r1(127 downto 96)));
117
118
                              if temp2(31)='1' and temp1(31)='0' and r1(127)='0' then
                                   alu out (127 downto 96) <= (others=>'1');
119
                              alu out (127) <= 0';
elsif temp2 (31)='0' and temp1 (31)='1' and r1 (127)='1' then
alu_out (127 downto 96) <= (others=>'0');
120
121
122
123
                                   alu out (127) <= '1';
124
                              else
125
                                   alu out (127 downto 96) <=temp2;
```

```
126
                             end if:
127
128
                             temp1:=std logic vector (signed (r2 (95 downto 80))* signed (r3 (95
      downto 80)));
129
                             temp2:=std_logic_vector (signed (temp1) + signed (r1 (95 downto 64)));
                             if temp2(31)='1' and temp1(31)='0' and r1(95)='0' then
130
                                 alu out (95 downto 64) <= (others=>'1');
131
                                 alu out (95) <= '0';
132
                             elsif temp2(31)='0' and temp1(31)='1' and r1(95)='1' then
133
134
                                 alu out (95 downto 64) <= (others=>'0');
135
                                 alu out (95) <= '1';
136
137
                                 alu out (95 downto 64) <= temp2;
138
139
140
                             temp1:=std_logic_vector (signed (r2 (63 downto 48))* signed (r3 (63
      downto 48)));
                             temp2:=std_logic_vector (signed (temp1) + signed (r1(63 downto 32)));
141
                                               and temp1(31)='0' and r1(63)='0' then
142
                             if temp2 (31) = 1
143
                                 alu out (63 downto 32) <= (others=>'1');
144
                                 alu out (63) <= '0';
                             elsif temp2 (31)='0' and temp1 (31)='1' and r1(63)='1' then
145
                                 alu out (63 downto 32) <= (others=>'0');
146
147
                                 alu out (63) <= '1';
148
149
                                 alu out (63 downto 32) <= temp2;
150
151
152
                             temp1:=std logic vector (signed (r2(31 downto 16))* signed (r3(31
      downto 16)));
153
                             temp2:=std_logic_vector (signed(temp1) + signed(r1(31 downto 0)));
154
                             if temp2(31)='1' and temp1(31)='0' and r1(31)='0' then
155
                                 alu out (31 downto 0) <= (others=>'1');
                                 alu out (31) <= '0';
156
                             elsif temp2(31)='0' and temp1(31)='1' and r1(31)='1' then
157
                                 alu out(31 downto 0) <= (others=>'0');
158
159
                                 alu out (31) <= '1';
160
161
                                 alu out (31 downto 0) <= temp2;
162
                             end if;
163
                                        -Signed Integer Multiply-Subtract Low with
      Saturation-
                             when "010" \Rightarrow
164
165
                             temp1:=std_logic_vector (signed (r2(111 downto 96))*signed (r3(111
      downto 96)));
166
                             temp2:=std_logic_vector (signed (r1 (127 downto 96))-signed (temp1));
                             if temp2(31)='1' and temp1(31)='1' and r1(127)='0' then alu out(127 downto 96)<=(others=>'1');
167
168
                             alu out (127) \le 0;
elsif temp2 (31) = 0 and temp1 (31) = 0 and r1 (127) = 1 then
169
170
                                 alu out (127 downto 96) <= (others=>'0');
171
172
                                 alu out (127) <= '1';
173
                             e1se
174
                                 alu_out (127 downto 96) <=temp2;
175
176
177
                             temp1:=std_logic_vector (signed (r2 (79 downto 64))* signed (r3 (79
      downto 64))):
178
                             temp2:=std logic vector (signed (r1 (95 downto 64)) - signed (temp1));
                             if temp2(31)='1' and temp1(31)='1' and r1(95)='0' then
179
                                 alu out (95 downto 64) <= (others=>'1');
180
                             alu out (95) \le 0'; elsif temp2 (31) = 0' and temp1 (31) = 0' and r1 (95) = 1' then
181
182
183
                                 alu out (95 downto 64) <= (others=>'0');
                                 alu out (95) <= '1';
184
185
                             else
```

```
186
                                    alu out (95 downto 64) <= temp2;
187
                               end if:
188
189
                               temp1:=std logic vector (signed (r2 (47 downto 32))* signed (r3 (47
       downto 32)));
190
                                temp2:=std_logic_vector (signed(r1(63 downto 32)) - signed(temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(63)='0' then
191
192
                                    alu out (63 downto 32) <= (others=>'1');
                                    alu out (63) <= '0';
193
                               elsif temp2(31)='0' and temp1(31)='0' and r1(63)='1' then
194
195
                                    alu out (63 \text{ downto } 32) \leq (\text{others} \Rightarrow '0');
                                    alu out (63) <= '1';
196
197
198
                                    alu out (63 downto 32) <= temp2;
199
                               end if:
200
201
                               temp1:=std logic vector (signed (r2(15 downto 0))* signed (r3(15 downto
       0)));
                               temp2:=std_logic_vector (signed(r1(31 downto 0)) - signed(temp1));
202
                               if temp2(31)='1' and temp1(31)='1' and r1(31)='0' then
203
204
                                    alu out (31 downto 0) <= (others=>'1');
                               alu out (31) \le 0; elsif temp2 (31) = 0 and temp1 (31) = 0 and r1 (31) = 1 then
205
206
207
                                    alu out (31 \text{ downto } 0) \leq (\text{others} \Rightarrow 0);
208
                                    alu out (31) <= '1';
209
210
                                    alu out (31 downto 0) <= temp2;
211
                               end if;
212
213
                                          --Signed Integer Multiply-Subtract High with
       Saturation-
                               when "011" =>
214
215
                               temp1:=std logic vector (signed (r2(127 downto 112))* signed (r3(127
       downto 112))):
216
                               temp2:=std_logic_vector (signed(r1(127 downto 96)) - signed(temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(127)='0' then alu out(127 downto 96)<=(others=>'1');
217
218
                                    alu out (127) <= '0':
219
                               elsif temp2(31)='0' and temp1(31)='0' and r1(127)='1' then
220
221
                                    alu out (127 downto 96) <= (others=>'0');
222
                                    alu out (127) <= '1';
223
224
                                    alu out (127 downto 96) <= temp2;
225
                               end if;
226
227
                               temp1:=std logic vector (signed (r2 (95 downto 80))* signed (r3 (95
       downto 80)));
228
                               temp2:=std_logic_vector (signed(r1(95 downto 64)) - signed(temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(95)='0' then alu_out(95 downto 64)<=(others=>'1');
229
230
231
                                    alu out (95) <= '0';
                               elsif \overline{\text{temp2}}(31) = 0 and \overline{\text{temp1}}(31) = 0 and \overline{\text{r1}}(95) = 1 then
232
233
                                    alu_out (95 downto 64) <= (others=>'0');
234
                                    alu out (95) <= '1';
235
236
                                    alu out (95 downto 64) <= temp2;
237
                               end if;
238
239
                               temp1:=std logic vector (signed (r2 (63 downto 48))* signed (r3 (63
       downto 48)));
240
                               temp2:=std_logic_vector (signed (r1 (63 downto 32)) - signed (temp1));
                               if temp2(31)='1' and temp1(31)='1' and r1(63)='0' then alu_out(63 downto 32)<=(others=>'1');
241
242
                                    alu out (63) <= '0';
243
                               elsif \overline{\text{temp2}}(31) = 0 and \overline{\text{temp1}}(31) = 0 and \overline{\text{r1}}(63) = 1 then
244
245
                                    alu out (63 downto 32) <= (others=>'0');
```

```
alu out (63) <= '1';
246
247
248
                                   alu out (63 downto 32) <= temp2;
249
                              end if:
250
251
                              temp1:=std_logic_vector (signed (r2(31 downto 16))* signed (r3(31
       downto 16))):
252
                              temp2:=std logic vector (signed(r1(31 downto 0)) - signed(temp1));
                              if temp2(31)='1' and temp1(31)='1' and r1(31)='0' then
253
                                   alu out(31 downto 0) <= (others=>'1');
254
                              alu out (31) \le 0';
elsif temp2 (31) = 0' and temp1 (31) = 0' and r1 (31) = 1' then
255
256
                                   alu_out (31 downto 0) <= (others => '0');
257
258
                                   alu out (31) <= '1';
259
260
                                   alu out (31 downto 0) <= temp2;
261
                              end if;
262
263
                                        -Signed Long Integer Multiply-Add Low with
       Saturation-
264
                              when "100" =>
265
                              temp3:=std_logic_vector (signed (r2 (95 downto 64))* signed (r3 (95
       downto 64)));
266
                              temp4:=std_logic_vector (signed (temp3) + signed (r1(127 downto 64)));
                              if temp4 (63)='1' and temp3 (63)='0' and r1 (127)='0' then alu_out (127 downto 64) <= (others=>'1');
267
268
269
                                   alu out (127) <= '0';
                              elsif \overline{\text{temp4}} (63)='0' and \overline{\text{temp3}} (63)='1' and \overline{\text{r1}} (127)='1' then
270
                                   alu_out (127 downto 64) <= (others=>'0');
271
272
                                   alu out (127) <= '1';
273
274
                                   alu out (127 downto 64) <= temp4;
275
                              end if:
276
                              temp3:=std_logic_vector (signed (r2(31 downto 0))* signed (r3(31 downto
277
      0)));
278
                              temp4:=std logic vector (signed(temp3) + signed(r1(63 downto 0)));
                              if temp4 (63)='1' and temp3 (63)='0' and r1 (63)='0' then alu_out (63 downto 0) <= (others=>'1');
279
280
281
                                   alu out (63) <= '0';
282
                              elsif temp4(63)='0' and temp3(63)='1' and r1(63)='1' then
283
                                   alu_out (63 downto 0) <= (others=>'0');
284
                                   alu out (63) <= '1';
285
286
                                   alu out (63 downto 0) <= temp4;
287
                              end if:
288
                                           -Signed Long Integer Multiply-Add High with
       Saturation-
289
290
                                   temp3:=std logic vector (signed (r2(127 downto 96))* signed (r3(127
       downto 96))):
291
                              temp4:=std_logic_vector (signed(temp3) + signed(r1(127 downto 64)));
292
                              if temp4(63)='1' and temp3(63)='0' and r1(127)='0' then
293
                                   alu_out(127 downto 64) <= (others=>'1');
                              alu_out (127) < = '0';
elsif temp4 (63) = '0' and temp3 (63) = '1' and r1 (127) = '1' then
294
295
                                   alu out (127 downto 64) <= (others=>'0');
296
297
                                   alu out (127) <= '1';
298
299
                                   alu out (127 downto 64) <=temp4;
300
                              end if;
301
302
                              temp3:=std_logic_vector (signed (r2 (63 downto 32))* signed (r3 (63
       downto 32)));
                              temp4:=std_logic_vector (signed(temp3) + signed(r1(63 downto 0)));
303
304
                              if temp4(6\overline{3})='1' and temp3(63)='0' and r1(63)='0' then
```

```
305
                                  alu out (63 downto 0) <= (others=>'1');
306
                                  alu out (63) <= '0';
                             elsif \overline{\text{temp4}} (63)='0' and \overline{\text{temp3}} (63)='1' and \overline{\text{r1}} (63)='1' then
307
                                  alu_out (63 downto 0) <= (others=>'0');
308
309
                                  alu out (63) <= '1';
310
311
                                  alu out (63 downto 0) <= temp4;
312
                             end if:
313
                                          -Signed Long Integer Multiply-Subtract Low with
      Saturation-
314
                             when "110" \Rightarrow
                             temp3:=std_logic_vector (signed (r2 (95 downto 64))* signed (r3 (95
315
      downto 64)));
                             temp4:=std_logic_vector (signed(r1(127 downto 64))- signed(temp3));
316
317
                             if temp4(63)='1' and temp3(63)='1' and r1(127)='0' then
                                  alu out (127 downto 64) <= (others=>'1');
318
                             alu_out (127) \leq '0';
elsif temp4 (63) = '0' and temp3 (63) = '0' and r1 (127) = '1' then
319
320
                                  alu out (127 downto 64) <= (others=>'0');
321
322
                                  alu out (127) <= '1';
323
324
                                  alu out (127 downto 64) <= temp4;
325
                             end if;
326
327
                             temp3:=std logic vector (signed (r2(31 downto 0))* signed (r3(31 downto
      0)));
328
                             temp4:=std logic vector (signed (r1 (63 downto 0))-signed (temp3));
329
                             if temp4(63)='1' and temp3(63)='1' and r1(63)='0' then
330
                                  alu out (63 downto 0) <= (others=>'1');
                                  alu out (63) <= '0';
331
                             elsif temp4(63)='0' and temp3(63)='0' and r1(63)='1' then
332
                                  alu out (63 downto 0) <= (others=>'0'):
333
334
                                  alu out (63) <= '1':
335
336
                                  alu out (63 downto 0) <= temp4;
337
                             end if;
338
                                          -Signed Long Integer Multiply-Subtract High with
      Saturation-
339
                             when "111" =>
340
                             temp3:=std_logic_vector (signed (r2(127 downto 96))* signed (r3(127
      downto 96)));
341
                             temp4:=std_logic_vector (signed (r1(127 downto 64)) - signed (temp3));
342
                             if temp4 (63)='1'
                                                and temp3 (63) = '1' and r1 (127) = '0' then
343
                                  alu out (127 downto 64) <= (others=>'1');
344
                                  alu out (127) <= '0':
                             elsif temp4 (63) = '0' and temp3 (63) = '0' and r1 (127) = '1' then
345
346
                                  alu out (127 downto 64) <= (others=>'0');
347
                                  alu out (127) <= '1';
348
349
                                  alu out (127 downto 64) <= temp4;
350
                             end if:
351
352
                             temp3:=std_logic_vector (signed (r2 (63 downto 32))* signed (r3 (63
      downto 32)));
                             temp4:=std_logic_vector (signed (r1 (63 downto 0))-signed (temp3));
353
354
                             if temp4(63)='1' and temp3(63)='0' and r1(63)='1' then
355
                                  alu out (63 downto 0) <= (others=>'1');
                                  alu out (63) <= '0';
356
                             elsif temp4 (63) = '0' and temp3 (63) = '1' and r1 (63) = '0' then
357
                                  alu out (63 downto 0) <= (others=>'0');
358
359
                                  alu out (63) <= '1';
360
361
                                  alu out (63 downto 0) <= temp4;
362
                             end if:
363
                             when others => null;
364
```

```
365
                        end case;
366
367
368
                                 -4.3 R3 instruction-
369
                    elsif ins (24 downto 23) = "11" then
370
                    case ins (19 downto 15) is
371
                                   -NOP-
                        when "00000" \Rightarrow null:
372
373
                                 -A: add word-
                        when "00001" =>
374
375
                             alu out (127 downto 96) <= std logic vector (unsigned (r2 (127 downto 96
      ))+unsigned(r1(127 downto 96)));
376
                             alu out (95 downto 64) <= std_logic_vector (unsigned (r2 (95 downto 64)) +
      unsigned (r1(95 \text{ downto } 6\overline{4})))
377
                             alu out (63 downto 32) <= std_logic_vector (unsigned (r2 (63 downto 32)) +
      unsigned (r1 (63 downto 32)));
378
                            alu out (31 downto 0) <= std_logic_vector (unsigned (r2 (31 downto 0)) +
      unsigned (r1(31 downto 0)));
                        ----AH: ada halfword--
when "00010" =>
379
380
                            alu out (127 downto 112) <= std logic vector (unsigned (r2 (127 downto 112)
381
      ))+unsigned(r1(127 downto 112)));
                             alu out (111 downto 96) <= std_logic_vector (unsigned (r2 (111 downto 96)
382
      ))+unsigned(r1(111 downto 96)));
383
                             alu out (95 downto 80) <= std logic vector (unsigned (r2 (95 downto 80)) +
      unsigned (r1 (95 downto 80)))
384
                             alu out (79 downto 64) <= std logic vector (unsigned (r2 (79 downto 64)) +
      unsigned (r1 (79 downto 64)));
385
                             alu out (63 downto 48) <= std logic vector (unsigned (r2 (63 downto 48)) +
      unsigned (r1 (63 downto 48)));
386
                             alu out (47 downto 32) <= std_logic_vector (unsigned (r2(47 downto 32))+
      unsigned (r1 (47 downto 32)))
387
                             alu out (31 downto 16) <= std logic vector (unsigned (r2(31 downto 16)) +
      unsigned (r1(31 downto 16)));
388
                             alu out (15 downto 0) <= std_logic_vector (unsigned (r2 (15 downto 0)) +
      unsigned (r1 (15 downto 0)));
                        ----AHS: ada halfword saturated when "00011" =>
389
390
391
                        alu out (127 downto 112) <= std_logic_vector (signed (r2 (127 downto 112)) +
      signed (r1 (127 downto 112)));
392
                        if alu out (127) = '1' and r2(127) = '0' and r1(127) = '0' then
393
                             alu out (127 downto 112) <= (others=>'1');
                            alu out (127) <= '0'
394
                        elsif alu out (127) = '0' and r2(127) = '1' and r1(127) = '1' then
395
396
                             alu out (127 downto 112) <= (others=>'0');
397
                             alu out (127) <= '1';
398
                        end if;
399
                        alu out (111 downto 96) <= std_logic_vector (signed (r2 (111 downto 96))+
      signed (r1(111 downto 96)));
400
                        if alw out (111)='1' and r2(111)='0' and r1(111)='0' then
                             alu_out(111 downto 96) <= (others=>'1');
401
402
                             alu out (111) <= '0';
                                                  and r2(111) = 1 and r1(111) = 1 then
                        elsif alu out(111) = 0'
403
                             alu out (111 downto 96) <= (others=>'0');
404
                             alu out(111)<='1';
405
406
                        alu out (95 downto 80) <= std logic vector (signed (r2 (95 downto 80)) + signed (
407
      r1(95 downto 80)));
408
                        if alw out (95) = '1' and r2(95) = '0' and r1(95) = '0' then
409
                             alu out (95 downto 80) <= (others=>'1');
410
                             alu out (95) <= '0'
                        elsif alu out (95) = 0 and r2(95) = 1 and r1(95) = 1 then
411
                             alu out (95 downto 80) <= (others=>'0');
412
```

```
413
                            alu out (95) <= '1';
414
415
                        alu out (79 downto 64) <= std logic vector (signed (r2 (79 downto 64)) + signed (
      r1(79 downto 64)));
416
                        if alw out (79) = '1' and r2(79) = '0' and r1(79) = '0' then
417
                            alu out (79 downto 64) <= (others=>'1');
418
                            alu out (79) <= '0':
                        elsif alu out (79) = 0 and r2(79) = 1 and r1(79) = 1 then
419
                            alu out (79 downto 64) <= (others=>'0');
420
421
                            alu out (79) <= '1';
422
423
                        alu out (63 downto 48) <= std logic vector (signed (r2 (63 downto 48)) + signed (
      r1(63 downto 48)));
                        if alu out (63)='1' and r2(63)='0' and r1(63)='0' then
424
425
                            alu out (63 downto 48) <= (others=>'1');
                            alu out (63) <= '0'
426
                        elsif alu out (63) = 0 and r2(63) = 1 and r1(63) = 1 then
427
                            alu out (63 downto 48) <= (others=>'0');
428
429
                            alu out (63) <= '1';
430
                        end if;
431
                        alu out (47 downto 32) <= std_logic_vector (signed (r2 (47 downto 32)) + signed (
      r1(47 downto 32)));
432
                        if alu out (47) = '1' and r2(47) = '0' and r1(32) = '0' then
433
                            alu out (47 downto 32) <= (others=>'1');
                            alu out (47) <= '0';
434
                        elsif alu out (47) = 0'
                                                and r2(47) = 1 and r1(32) = 1 then
435
                            alu_out (47 downto 32) <= (others=>'0');
alu_out (47) <='1';
436
437
438
                        end if;
439
                        alu out (31 downto 16) <= std logic vector (signed (r2(31 downto 16)) + signed (
      r1(31 downto 16))):
440
                        if alu out (31)='1' and r2(31)='0' and r1(31)='0' then
441
                            alu out (31 downto 16) <= (others=>'1');
                            alu out (31) <= '0'
442
                        elsif alu out (31) = 0' and r2(31) = 1' and r1(31) = 1' then
443
444
                            alu out (31 downto 16) <= (others=>'0');
                            alu_out(31)<='1';
445
446
                        end if:
447
                        alu out (15 downto 0) <= std logic vector (signed (r2 (15 downto 0)) + signed (r1
      (15 downto 0)));
                        if alu out (15)='1' and r2(15)='0' and r1(15)='0' then
448
449
                            alu out (15 downto 0) <= (others=>'1');
                       alu out (15) \le 0; elsif alu out (15) = 0 and (15) = 1 and (15) = 1 then
450
451
                            alu_out (15 downto 0) <= (others=>'0');
452
                            alu out (15) <= '1';
453
454
                        end if;
                        455
456
457
                        alu out \leq r1 and r2:
                       458
459
460
                        alu out (127 downto 96) <=r1 (31 downto 0);
461
                        alu out (95 \text{ downto } 64) \leq r1(31 \text{ downto } 0);
462
                        alu out (63 downto 32) <= r1 (31 downto 0);
463
                        alu out (31 \text{ downto } 0) \leq r1(31 \text{ downto } 0);
464
                        -----CLZ: count leading zeros in words when "00110" =>
465
466
467
                        zero count := 0;
                            for i in 127 downto 96 loop
468
```

```
469
                                  if r1(i) = '0' then
470
                                      zero count := zero count+1;
471
472
                                      exit:
473
                                  end if;
474
                             end loop
475
                             alu out (127 downto 96) <= std logic vector (to unsigned (zero count, 32
      ));
476
                             zero count :=0;
477
478
                             for i in 95 downto 64 loop
                                  if r1(i) = '0' then
479
480
                                       zero count := zero count+1;
481
482
                                      exit;
483
                                  end if;
484
                             end loop;
                             alu out (95 downto 64) <= std_logic_vector (to unsigned (zero count, 32
485
      ));
486
                             zero count :=0;
487
488
                             for i in 63 downto 32 loop
                                  if rl(i) = '0' then
489
490
                                      zero count := zero count+1;
491
                                  else
492
                                      exit;
493
                                  end if;
494
                             end loop;
495
                             alu_out (63 downto 32) <= std_logic_vector (to_unsigned (zero_count, 32)
      ));
496
                             zero count :=0;
497
                             for i in 31 downto 0 loop
498
499
                                  if r1(i) = '0' then
500
                                      zero count := zero count+1;
501
                                  else
502
                                      exit;
503
                                  end if;
504
                             end loop;
505
                             alu out (31 downto 0) <= std_logic_vector (to unsigned (zero count, 32
      ));
506
                             zero count :=0;
507
                                  -MAX: max signed word
                              "00111" =>
508
                         when
                             if signed(r1(127 downto 96)) > signed(r2(127 downto 96)) then
509
510
                                  alu out (127 \text{ downto } 96) \le r1 (127 \text{ downto } 96);
511
                                      alu out (127 downto 96) <= r2(127 downto 96);
512
513
                             end if:
514
515
                             if (signed (r1 (95 downto 64)) > signed (r2 (95 downto 64))) then
516
                                  alu out (95 \text{ downto } 64) \leq r1 (95 \text{ downto } 64);
517
518
                                      alu_out (95 downto 64) \leftarrow r2 (95 downto 64);
519
                             end if:
520
521
                             if (signed (r1 (63 downto 32)) > signed (r2 (63 downto 32))) then
522
                                  alu out (63 downto 32) <= r1 (63 downto 32);
523
524
                                      alu out (63 downto 32) \langle = r2 (63 \text{ downto } 32);
525
                             end if;
526
527
                             if (signed(r1(31 downto 0)) > signed(r2(31 downto 0)))) then
528
                                  alu out (31 \text{ downto } 0) \leq r1(31 \text{ downto } 0);
529
                                  else
530
                                      alu out (31 \text{ downto } 0) \le r2(31 \text{ downto } 0);
```

```
531
                           end if;
532
533
534
                                 -MIN: min signed word
                       when "01000" =>
535
                           if (to integer (signed (r1 (127 downto 96))) > to integer (signed (r2 (127
536
      downto 96)))) then
537
                               alu out (127 downto 96) \leq r2 (127 \text{ downto } 96):
538
539
                                    alu out (127 downto 96) <= r1 (127 downto 96);
540
                           end if:
541
542
                           if signed (r1 (95 \text{ downto } 64)) > \text{signed} (r2 (95 \text{ downto } 64)) then
543
                               \overline{alu} out (95 downto 64) <= r2 (95 downto 64);
544
                                    alu out (95 downto 64) <= r1 (95 downto 64);
545
546
                           end if:
547
                           if signed(r1(63 downto 32)) > signed(r2(63 downto 32)) then
548
549
                               alu out (63 downto 32) \langle = r2 (63 \text{ downto } 32);
550
                               else
551
                                    alu out (63 downto 32) <= r1 (63 downto 32);
552
                           end if;
553
554
                           if signed (r1(31 \text{ downto } 0)) > \text{signed}(r2(31 \text{ downto } 0)) then
                               alu out (31 \text{ downto } 0) \le r2(31 \text{ downto } 0);
555
556
557
                                    alu out (31 \text{ downto } 0) \leq r1(31 \text{ downto } 0);
                           end if;
558
559
560
561
                                -MSGN: multiply signed
                            -222
562
                       when "01001" =>
563
                       if to integer (signed (r1 (127 downto 96))) = -2147483648 and r2 (127) = '1'
564
      then
565
                           alu out (127 downto 96) <= (0thers=>'1');
                           alu out (127) <= '0';
566
567
                       else
                           if r2(127)='1' then
568
                                 -signed(r1(127 downto 96)*(-1)
569
570
                               alu out (127 downto 96) <= std_logic_vector (to signed (to integer (
      signed (r1(127 \text{ downto } 96)))*(-1), 32));
571
572
                           573
                               574
575
                               alu out (127 downto 96) <=r1 (127 downto 96);
576
                           end if:
577
                       end if;
578
579
                       if to integer (signed (r1 (95 downto 64))) = -2147483648 and (r2 (127) = '1')
580
      then
581
                           alu out (95 downto 64) <= (0thers => '1'):
582
                           alu out (95) <= '0';
583
                       else
                           if (r2(95)='1') then
584
                               alu out (95 downto 64) <=std logic vector (to signed (to integer (
585
      signed (r1 (95 downto 64)))*(-1), 32));
586
                               elsif unsigned (r2 (95 downto 64))=0 then
                               587
588
589
                               alu out (95 downto 64) <= r1 (95 downto 64);
590
                           end if;
591
                       end if;
```

```
592
593
                        if to integer (signed (r1 (63 downto 32))) = -2147483648 and (r2 (127)='1')
      then
                            alu_out (63 downto 32) <= (0thers => '1');
594
595
                            alu out (63) <= '0';
596
                        else
597
                            if (r2(63)='1') then
598
                                alu out (63 downto 32) <=std logic vector (to signed (to integer (
      signed (r1 (63 downto 32)))*(-1), 32));
599
                                elsif unsigned (r2(63 downto 32))=0 then
600
                                601
602
                                alu out (63 downto 32) <= r1 (63 downto 32);
603
                            end if:
604
                        end if;
605
606
607
                        if to integer (signed (r1 (31 downto 0))) = -2147483648 and (r2 (127) = '1')
      then
608
                            alu out (31 \text{ downto } 0) \le (0 \text{thers} = \text{`1'});
609
                            alu out (31) <= '0';
610
                        else
611
                            if (r2(31)='1') then
612
                                alu out (31 downto 0) <= std_logic_vector (to signed (to integer (
      signed(r1(31 downto 0)))*(-1), 32));
                                elsif unsigned(r2(31 downto 0))=0 then
613
614
                                615
616
                                alu out (31 downto 0) <= r1 (31 downto 0);
617
                            end if;
618
                        end if;
619
                                 -MPYU: multiply unsigned
620
                        when "01010" \Rightarrow
                        alu out (127 downto 96) <= std logic vector (to unsigned (to integer (unsigned
621
      (r1(111 \text{ downto } 96)))*to integer (unsigned (r2(111 \overline{downto } 96))), 32));
622
                        alu out (95 downto 64) <= std_logic_vector (to unsigned (to integer (unsigned (
      r1(79 downto 64)))*to integer ( unsigned (r2(79 downto 64))), 32));
alu_out (63 downto 32) <= std_logic_vector (to_unsigned (to_integer (unsigned (
623
      r1(47 downto 32)))*to integer (unsigned (r2(47 downto 32))), 32));
                        alu out (31 downto 0) <= std_logic_vector (to unsigned (to integer (unsigned (
624
      r1(15 \text{ downto } 0)))*to\_integer ( unsigned (r2(15 downto 0))), 32));
625
                                 -OR: bitwise logical or
                        when "01011"
626
627
                            alu out <= r1 or r2;
628
629
                                 -POPCNTH: count ones in halfwords
630
                        when "01100" =>
                        one count := 0;
631
                            for i in 127 downto 112 loop
if r1(i)='1' then
632
633
634
                                     one count := one count +1;
635
                                end if;
636
                            end loop;
637
                            alu_out (127 downto 112) <= std_logic_vector (to_unsigned (one_count, 16
      ));
638
                            one count :=0;
639
640
                            for i in 111 downto 96 loop
641
                                 if r1(i)='1' then
642
                                     one count := one count +1;
643
                                end if;
644
645
                            alu out (111 downto 96) <= std_logic_vector (to unsigned (one count, 16
      ));
646
                            one count :=0;
647
```

```
648
                             for i in 95 downto 80 loop
649
                                 if r1(i)='1' then
650
                                      one count := one count +1;
651
                                 end if:
652
                             end loop;
653
                             alu out (95 downto 80) <= std_logic_vector (to unsigned (one count, 16
      ));
654
                             one count :=0:
655
656
                             for i in 79 downto 64 loop
657
                                 if r1(i)='1' then
658
                                      one count := one count +1;
659
                                 end if;
660
                             end loop;
                             alu_out (79 downto 64) <= std_logic_vector (to_unsigned (one_count, 16
661
      ));
662
                             one count :=0;
663
664
                             for i in 63 downto 48 loop
                                 if r1(i)='1' then
665
666
                                     one count := one count +1;
667
                                 end if;
668
                             end loop;
                             alu out (63 downto 48) <= std logic vector (to unsigned (one count, 16
669
      ));
670
                             one count :=0;
671
672
                             for i in 47 downto 32 loop
673
                                 if r1(i)='1' then
674
                                      one count := one count +1;
675
                                 end if;
676
                             end loop;
677
                             alu out (47 downto 32) <= std logic vector (to unsigned (one count, 16
      ));
678
                             one count :=0;
679
680
                             for i in 31 downto 16 loop
681
                                 if r1(i)='1' then
682
                                      one count := one count +1;
683
684
                             end loop;
685
                             alu out (31 downto 16) <= std_logic_vector (to unsigned (one count, 16)
      ));
686
                             one count :=0;
687
688
                             for i in 15 downto 0 loop
689
                                 if r1(i)='1' then
690
                                      one count := one count +1;
691
                                 end if:
692
                             end loop;
693
                             alu out (15 downto 0) <= std logic vector (to unsigned (one count, 16));
694
                             one count :=0;
695
696
                        -----ROT: rotate bits right when "01101" =>
697
698
                            bits of shift:=to integer (unsigned (r2 (6 downto 0)));
699
                             alu out <=rl ror bits of shift;
700
701
                                  -ROTW: rotate bits in word
702
                        when "01110" =>
703
                             bits of shift :=to integer (unsigned (r2(100 downto 96)));
                            alu out (127 downto 96) <=r1(127 downto 96) ror bits of shift;
bits_of_shift:=to_integer(unsigned(r2(68 downto 64)));
704
705
706
                             alu out (95 downto 64) <=r1 (95 downto 64) ror bits of shift;
                             bits of shift := to integer (unsigned (r2 (36 downto 32)));
707
708
                             alu out (63 downto 32) <=r1 (63 downto 32) ror bits of shift;
```

```
709
                              bits_of_shift :=to_integer (unsigned (r2 (4 downto 0)));
710
                              alu out (31 downto 0) <= r1 (31 downto 0) ror bits of shift;
711
712
                                    -SHLHI: shift left halfword immediate:
                               --222
713
                          when "01111" =>
714
715
                              bits of shift:=to integer (unsigned (r2(115 downto 112)));
716
                              alu out (127 downto 112) <=r1 (127 downto 112) SLL bits of shift:
                              bits of shift:=to integer (unsigned (r2 (99 downto 96)));
717
718
                              alu out (111 downto 96) <=r1 (111 downto 96) SLL bits of shift;
719
                              bits of shift:=to integer (unsigned (r2(83 downto 80)));
                              alu out (95 downto 80) <=r1 (95 downto 80) SLL bits of shift; bits_of_shift:=to_integer (unsigned (r2 (67 downto 64)));
720
721
722
                              alu out (79 downto 64) <=r1 (79 downto 64) SLL bits of shift;
                              bits of shift:=to integer (unsigned (r2(51 \text{ downto } \overline{48})));
723
724
                              alu out (63 downto 48) <=r1 (63 downto 48) SLL bits of shift;
725
                              bits_of_shift:=to_integer(unsigned(r2(35 downto 32)));
726
                              alu out (47 downto 32) <=r1 (47 downto 32) SLL bits of shift;
                              bits of shift := to integer (unsigned (r2(19 \text{ downto } \overline{1}6))));
727
728
                              alu out (31 downto 16) <=r1 (31 downto 16) SLL bits of shift;
729
                              bits of shift :=to integer (unsigned (r2(3 downto 0)));
730
                              alu out (15 downto 0) <=r1 (15 downto 0) SLL bits of shift;
731
                         -----SFH: subtract from halfword immediate when "10000" =>
732
733
                          alu_out (127 downto 112) <= std_logic_vector (to_unsigned (to_integer (
734
       unsigned (r2(127 downto 112)))-to integer (unsigned (r2(127 downto 112))), 16));
                          alu_out (111 downto 96) <= std_logic_vector (to_unsigned (to_integer (unsigned
735
       (r2(111 downto 96)))-to_integer (unsigned (r2(111 downto 96))), 16));
      alu_out (95 downto 80) <=std_logic_vector (to_unsigned (to_integer (unsigned (r2 (95 downto 80)))-to integer (unsigned (r2 (95 downto 80))), 16));
736
737
                          alu out (79 downto 64) <= std_logic_vector (to unsigned (to integer (unsigned (
      r2(79 downto 64)))-to integer (unsigned (r2(79 downto 64))), 16));
                          alu out (63 downto 48) <= std logic vector (to unsigned (to integer (unsigned))
738
      r2(63 \text{ downto } 48)))-to integer (unsigned (r2(63 \text{ downto } 48))), 16));
                          alu out (47 downto 32) <= std_logic_vector (to unsigned (to integer (unsigned (
739
      r2(47 downto 32)))-to integer (unsigned (r2(47 downto 32))), 16));
alu_out(31 downto 16) <= std_logic_vector (to_unsigned (to_integer (unsigned (
740
      r2(31 \text{ downto } 16)))-to integer (unsigned (r2(\overline{3}1 \text{ downto } 16))), \overline{16}));
                          alu out (15 downto 0) <= std_logic_vector (to unsigned (to integer (unsigned))
741
      r2(15 \text{ downto } 0)))-to integer (unsigned (r2(\overline{15} \text{ downto } 0))), 1\overline{6}));
742
                         -----SFW: subtract from word when "10001" =>
743
744
                          alu out (127 downto 96) <= std_logic_vector (to unsigned (to integer (unsigned
745
       (r2(127 downto 96)))-to integer (unsigned (r2(127 downto 96))), 32));
746
                          alu out (95 downto 64) <= std_logic_vector (to unsigned (to integer (unsigned (
      r2(95 downto 64)))-to integer (unsigned (r2(95 downto 64))), 32));
747
                          alu out (63 downto 32) <= std_logic_vector (to unsigned (to integer (unsigned (
       r2(63 downto 32)))-to_integer (unsigned (r2(63 downto 32))), 32));
                          alu_out (31 downto 0) <= std_logic_vector (to_unsigned (to_integer (unsigned (
748
      r2(31 \text{ downto } 0))-to integer (unsigned (r2(31 \text{ downto } 0))), 32));
749
750
                                   --SFHS: subtract from halfword saturated
751
                           -----saturation??
752
                          when "10010" =>
                          alu out (127 downto 112) <= std_logic_vector (signed (r2 (127 downto 112)) -
753
       signed (r1 (127 downto 112)));
754
                          if alu out (127)='0' and r2(127)='1' and r1(127)='0' then
                              alu out (127 downto 112) <= (others=>'0');
755
                         alu out (127) \le 1; elsif alu out (127) = 1 and (127) = 1 and (127) = 1 then
756
757
                              alu_out (127 downto 112) <= (others=>'1');
758
                              alu_out (127) <= '0';
759
760
                          end if;
761
```

```
762
                          alu_out(111 downto 96) <= std_logic_vector(signed(r2(111 downto 96))-
       signed (r1 (111 downto 96)));
                          if alu_out(111)='0' and r2(111)='1' and r1(111)='0' then
763
                               \overline{alu} out (111 downto 96) \langle = (others = \rangle' 0');
764
                          \begin{array}{c} alu\_out \ (111) <= '1' \ ; \\ elsif \ alu \ out \ (111) =' 1' \ \ and \ \ r2 \ (111) =' 0' \ \ and \ \ r2 \ (111) =' 1' \ \ then \end{array}
765
766
767
                               alu out (111 downto 96) <= (others=>'1');
768
                               alu out (111) <= '0':
769
                          end if;
770
771
                          alu out (95 downto 80) <= std logic vector (signed (r2 (95 downto 80)) - signed (
       r1(95 downto 80)));
772
                          if alu out (95)='0' and r2(95)='1' and r1(95)='0' then
773
                               \overline{alu} out (95 downto 80) \langle = (others = \rangle' 0');
                          alu_out (95) \le 1'; elsif alu_out (95) = 1' and (95) = 0' and (95) = 1' then
774
775
776
                               alu out (95 downto 80) \langle = (others = \rangle' 1');
                               alu_out (95) <= '0';
777
778
                          end if;
779
780
                          alu out (79 downto 64) <= std logic vector (signed (r2 (79 downto 64)) - signed (
      r1(79 downto 64)));
781
                          if alu out (79)='0' and r2(79)='1' and r1(79)='0' then
782
                               alu out (79 downto 64) <= (others=>'0');
                               alu out (79) <= '1'
783
                          elsif alu out (79)='1' and r2(79)='0' and r2(79)='1' then
784
785
                               alu out (79 downto 64) <= (others=>'1');
                               alu_out (79) <= '0' :
786
787
                          end if:
788
789
                          alu out (63 downto 48) <= std_logic_vector (signed (r2 (63 downto 48)) - signed (
       r1(63 downto 48)));
790
                          if alu out (63) = 0 and r2(63) = 1 and r1(63) = 0 then
791
                               alu out (63 downto 48) <= (others=>'0');
                          alu out (63) \le 1'; elsif alu out (63) = 1' and (63) = 0' and (63) = 1' then
792
793
794
                               alu out (63 downto 48) <= (others=>'1');
                               alu out (63) <= '0';
795
796
                          end if:
797
798
                          alu out (47 downto 32) <= std_logic_vector (signed (r2 (47 downto 32)) - signed (
      r1(47 downto 32)));
799
                          if alu out (47)='0' and r2(47)='1' and r1(47)='0' then
800
                               \overline{alu} out (47 downto 32) <= (others=>'0');
                               alu out (47) <= '1'
801
                          elsif alu out (47)='1' and r2(47)='0' and r2(47)='1' then
802
803
                               alu out (47 downto 32) <= (others=>'1');
804
                               alu out (47) <= '0';
805
                          end if:
806
807
                          alu out (31 downto 16) <= std logic vector (signed (r2(31 downto 16)) - signed (
      r1(31 downto 16)));
808
                          if alu_out(31)='0' and r2(31)='1' and r1(31)='0' then
                               \overline{alu} out (31 downto 16) <= (others=>'0');
809
                          alu\_out(31) \le 1'; elsif alu out(31)='1' and r2(31)='0' and r2(31)='1' then
810
811
812
                               alu out (31 downto 16) <= (others=>'1');
813
                               alu out (31) <= '0';
814
                          end if:
815
                          alu out (15 downto 0) <= std_logic_vector (signed (r2 (15 downto 0)) - signed (r1
816
       (15 downto 0)));
817
                          if alu out (15)='0' and r2(15)='1' and r1(15)='0' then
818
                               \overline{alu} out (15 downto 0) \langle = (others = \rangle' 0');
                               alu_out (15) <= '1';
819
                          elsif \overline{alu} out (15)='1' and r2(15)='0' and r2(15)='1' then
820
```