

```

1  -----
2  --
3  -- Title       : register_file
4  -- Design      : processor
5  -- Author      :
6  -- Company     :
7  --
8  -----
9  --
10 -- File        :
    C:\Users\gavin\Desktop\Study\ESE345\project\processor\processor\src\register_file.vhd
11 -- Generated   : Sat Nov 30 15:35:50 2019
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description :
18 --
19 -----
20
21 --{{ Section below this comment is automatically maintained
22 --   and may be overwritten
23 --{entity {register_file} architecture {behavioral}}
24
25 library IEEE;
26 use IEEE.std_logic_1164.all;
27 use ieee.numeric_std.all;
28
29 entity register_file is
30     port(
31         WrData : in STD_LOGIC_VECTOR (127 downto 0);
32         ins : in STD_LOGIC_VECTOR (24 downto 0);
33         old_ins : in std_logic_vector (24 downto 0);
34         r1 : out STD_LOGIC_VECTOR (127 downto 0);
35         r2 : out STD_LOGIC_VECTOR (127 downto 0);
36         r3 : out STD_LOGIC_VECTOR (127 downto 0);
37         ins_out : out std_logic_vector (24 downto 0);
38         clk : in std_logic
39     );
40 end register_file;
41
42 --}} End of automatically maintained section
43
44 architecture behavioral of register_file is
45     type RegisterFile is array (31 downto 0) of std_logic_vector (127 downto 0);
46     signal regs : RegisterFile := ((others=>(others=>'0')));
47
48 begin
49     process (clk, WrData, ins)
50     begin
51         if rising_edge (clk) then
52             if old_ins (24 downto 23) = "11" then
53                 if old_ins (19 downto 15) = "00000" then
54                     null;
55                 else
56                     regs (to_integer (unsigned (old_ins (4 downto 0)))) <= WrData;
57                 end if;
58             else
59                 regs (to_integer (unsigned (old_ins (4 downto 0)))) <= WrData;
60             end if;
61             if ins (24) = '0' then
62                 r1 <= regs (to_integer (unsigned (ins (4 downto 0))));
63                 r2 <= regs (to_integer (unsigned (ins (14 downto 10))));
64
65                 r3 <= regs (to_integer (unsigned (ins (19 downto 15))));

```

```
64         end if;
65         if ins(9 downto 5) = old_ins(4 downto 0) then
66             r1 <= WrData;
67             r2 <= regs(to_integer(unsigned(ins(14 downto 10))));
68
69             r3 <= regs(to_integer(unsigned(ins(19 downto 15))));
70         elsif ins(9 downto 5) = old_ins(4 downto 0) then
71             r2 <= WrData;
72             r1 <= regs(to_integer(unsigned(ins(9 downto 5))));
73
74             r3 <= regs(to_integer(unsigned(ins(19 downto 15))));
75         elsif ins(9 downto 5) = old_ins(4 downto 0) then
76             r3 <= WrData ;
77             r2 <= regs(to_integer(unsigned(ins(14 downto 10))));
78
79             r1 <= regs(to_integer(unsigned(ins(9 downto 5))));
80         else
81             r1 <= regs(to_integer(unsigned(ins(9 downto 5))));
82             r2 <= regs(to_integer(unsigned(ins(14 downto 10))));
83
84             r3 <= regs(to_integer(unsigned(ins(19 downto 15))));
85         end if;
86         ins out <= ins;
87     end if;
88 end process;
89
90     -- enter your statements here --
91
92 end behavioral;
```