ESE345 Project Report


Fengwei Zhang #111252554

Gavin Zhou #111586947

1. Project Goal

This objective of the project is to learn the use of VHDL/Verilog hardware description language and modern CAD tools for the hierarchical gate-level and dataflow/RTL design of the 4-stage pipelined multimedia unit with a reduced set of multimedia instructions similar to those in the Sony Cell SPU and Intel SSE architectures.

2. Multimedia unit block diagram



3. Design procedure

3.1. ALU

In this module, there are five input which are 128 bit vector r1, r2, r3 and 25 bit instruction and clk, and two outputs 25 bit ins and calculated 128 bit alu_out. Case statement based on instruction's 25 to 15 bit is used to tell which instruction is in this

cycle. The reason why there is a ins_out is like transferring the control signal to register file to tell register which register have to write into.

For the load instruction, first give r1's value to the alu_out and then load immediate to the alu_out.

For the R4 type instruction, temp1 and temp2 which are short 32 bit vector variable and temp3 and temp4 which are long 64 bit vector variable are used to get the temporary product of rs2 and rs3 and sum of product of rs2 and rs3 and rs1. There might be saturation when add and subtract. For the add saturation case, there are two cases, one is positive number plus positive number to get a positive saturation and negative number subtract negative numbers to get a negative saturation. For the subtract saturation case, there are still two cases which are positive number subtract negative numbers to get a positive saturation and negative number subtract positive number to get a negative saturation.

For the R3 type instruction, there are some or, xor, rotate, left shift and right shift instruction which can use pre-defined function or, xor, ror, sll and srl. Saturation cases are like the R4 type instruction, while in the MSGN instruction there is only one saturation case which is the for the same number of bit maximum negative number is bigger than the maximum positive number.

3.2. Instruction Buffer

Declare a 64 capacity array to store 64 instructions. Every PC count 1 more then fetch next instruction.

3.3. Register File

There are write enable control signal to determine should write into register. The old_ins is transferred from alu to determine in last cylce which register have to write into.

3.4. Forwarding Unit

All instructions takes 4 clock cycles to complete, which will cause data hazard if an instruction uses a register that is recently modified in the earlier 2 clock cycles. The forwarding unit will detect this situation and delivers the most recent data of that register to the input of ALU to avoid data hazard.

3.5. Pipeline Unit

Pipeline unit is a structural unit in the project. It works as a bridge between each unit. Signals or Variables will be declared to store the data and instructions output

from one unit and send them to the next unit's inputs. These signals can be seen as the pipeline registers, they have the same function.

4. Testbenches

Imported two new libraries STD.textio.all and ieee.std_logic_textio.all to use built-in function to read txt file generated by assembly to binary instruction converter program written in Java. And still write the alu_out 128 bit data into txt file.

5. Conclusions

The final design was tested and verified for various input data and different op-codes using different inputs in the testbench. All the instructions functions as expected and the results generated match the theoretical results. So it was determined that the final design is a success.

Test Instruction List:

- li r1,0,0000000000000001
- li r1,1,0000000000000010
- li r1,2,000000000000011
- li r1,3,0000000000000100
- li r1,4,0000000000000101
- li r1,5,0000000000000110
- li r1,6,0000000000000111
- li r1,7,0000000000001000
- li r2,0,00000000000000001
- li r2,1,0000000000000010
- li r2,2,000000000000011
- li r2,3,0000000000000100
- li r2,4,0000000000000101
- li r2,5,0000000000000110
- li r2,6,000000000000111
- li r2,7,000000000001000
- li r3,0,0000000000000001
- li r3,1,0000000000000010
- li r3,2,000000000000011
- li r3,3,0000000000000100
- li r3,4,0000000000000101
- li r3,5,0000000000000110
- li r3,6,000000000000111

li r3,7,0000000000001000 IAL r4,r1,r2,r3 IAH r5,r1,r2,r3 ISL r6,r1,r2,r3 ISH r7,r1,r2,r3 LAL r8,r1,r2,r3 LAH r9,r1,r2,r3 LSL r10,r1,r2,r3 LSH r11,r1,r2,r3 A r12,r1,r2 AH r13,r1,r2 AHS r14,r1,r2 AND r15,r1,r2 BCW r16,r1,r2 CLZ r17,r1,r2 MAX r18,r1,r2 MIN r19,r1,r2 MSGN r20,r1,r2 MPYU r21,r1,r2 OR r22,r1,r2

POPCNTH r23,r1,r2

ROT r24,r1,r2

ROTW r25,r1,r2

SHLHI r26,r1,r2

SFH r27,r1,r2

SFW r28,r1,r2

SFHS r29,r1,r2

XOR r30,r1,r2

Opcode after transformed:

000000000000000000100001

000100000000000001000001

001000000000000001100001

001100000000000010000001

010000000000000010100001

010100000000000011000001

011000000000000011100001

0111000000000000100000001

000000000000000000100010

000100000000000001000010

001000000000000001100010

001100000000000010000010

010000000000000010100010

010100000000000011000010

011000000000000011100010

011100000000000100000010

000000000000000000100011

000100000000000001000011

001000000000000001100011

001100000000000010000011

010000000000000010100011

010100000000000011000011

011000000000000011100011

1100010000000100000111011

1100010001000100000111100


1100010010000100000111101

1100010011000100000111110

Waveform of Instruction Buffer during working(some instruction register is not used)



Waveform of Register File during working



Waveform of forwarding unit during working



Waveform of ALU during working



Signal name	Value	Stimulator	1112	1120	1128	1136	144 1152	1160	1168	1176	194	1192
tb_clk	1 to 0									-		
w rom_data	UUUU											
N ALU_0	000000						000000000000000000000000000000000000000	00000000000				
n regs	000000											
	000000						000000000000000000000000000000000000000	0000000000				
	000000						000000000000000000000000000000000000000	0000000000				
	000000						000000000000000000000000000000000000000	0000000000				
⊞ # regs[28]	000000						000000000000000000000000000000000000000	0000000000				
	000000						000000000000000000000000000000000000000	0000000000				
	080003						08000380018000A000400	01000000002				
⊞ ar regs[25]	0E0010.						0E0010002800300060008	00080010000				
⊞ ar regs[24]	800400						800400038003000280020	00\$50010000				
⊞ ar regs[23]	000100						000100030002000200010	00200010001				
⊕ ar regs[22]	000800						000800070006000500040	00300020001				
	000000						0000003100000019000001	00300000001				
	000800						000800070006000500040	00300020001				
⊞ # regs[19]	000800						000800070006000500040	00300020001				
⊞ ar regs[18]	000800						000000070006000500040	00000020001				
⊞ w regs[17]	000000						000000000000000000000000000000000000000	3000000000				
⊞ # regs[16]	000200						000200000020000000000000000000000000000	00100020001				
⊞ ar regs[15]	000800.						000800070006000500040	00300020001				
⊞ = regs[14]	001000						0010000@000C0000A00080	00600040002				
	001000						0010000E000C000A00080	00600040002				
	001000						0010000 E000 C000A00080	00600040002				
⊞ # regs[11]	0007FF						0007FFC6FF35FFD40003F	FF2FFE3FFF8				
⊞ ar regs[10]	0007FF						0007FFE2FFC3FFEC0003F	FFEFFFE0000				
⊞ w regs[9]	000800						000800470076000600040	013001A000A				
⊞ ar regs[8]	000800.						000000280042001E00040	00700060002				
⊞ ar regs[7]	0007FF						0007FFC70005FFE10003FF	FF30009FFFD				
⊞ ar regs[6]	0007FF						0007FFD60005FFEC0003F	PFA00020000				
⊕ ar regs[5]	000800						000800470006002900040	01300020005				
⊕ ar regs[4]	000800						000800380006001E00040	00C00020002				
⊕ ar regs[3]	000800						000800070006000500040	00300020001				
⊞ w regs[2]	000800						000800070006000500040	00300020001				
⊞ ar regs[1]	000800.						000800070006000500040	00300020001				
⊞ ar regs[0]	000000						000000000000000000000000000000000000000	00000000000				

Final result in register:

000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
000000000000000000000000000000000000000
08000380018000A00040001800080002
0E001000280030006000800080010000
80040003800300028002000180010000
00010003000200020001000200010001
00080007000600050004000300020001
00000031000000190000000300000001
00080007000600050004000300020001
00080007000600050004000300020001
00080007000600050004000300020001
0000000C0000000D000000D0000000E
00020001000200010002000100020001
00080007000600050004000300020001
0010000E000C000A0008000600040002
0010000E000C000A0008000600040002
0010000E000C000A0008000600040002
0007FFC6FF95FFD40003FFF2FFE9FFF8
0007FFE2FFC9FFEC0003FFFEFFFE0000
000800470076003600040013001A000A
0008002B0042001E0004000700060002
0007FFC70005FFE10003FFF30001FFFD
0007FFD60005FFEC0003FFFA00020000
00080047000600290004001300020005
000800380006001E0004000C00020002
00080007000600050004000300020001
00080007000600050004000300020001
00080007000600050004000300020001
000000000000000000000000000000000000000

Expected Results:

000800380006001E0004000C00020002 00080047000600290004001300020005 0007FFD60005FFEC0003FFFA00020000 0007FFC70005FFE10003FFF30001FFFD 0008002B0042001E0004000700060002 000800470076003600040013001A000A 0007FFE2FFC9FFEC0003FFFEFFFE0000 0007FFC6FF95FFD40003FFF2FFE9FFF8 0010000E000C000A00080006000400020010000E000C000A00080006000400020010000E000C000A000800060004000200080007000600050004000300020001 00020001000200010002000100020001 000000C000000D000000D00000000E 00080007000600050004000300020001000800070006000500040003000200010008000700060005000400030002000100000031000000190000000900000001 00080007000600050004000300020001 0001000300020002000100020001000180040003800300028002000180010000