{"payload":{"header_redesign_enabled":false,"results":[{"id":"626192476","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"algorhtym/mips-pipelined-processor","hl_trunc_description":"A digital design project for a MIPS Reduced Instruction Set Computer (RISC) pipelined processor design that has a 5 stage basic pipeline …","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":626192476,"name":"mips-pipelined-processor","owner_id":25518319,"owner_login":"algorhtym","updated_at":"2023-04-11T01:39:18.831Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","mips-architecture","risc-processor","structural-vhdl","pipelined-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aalgorhtym%252Fmips-pipelined-processor%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/algorhtym/mips-pipelined-processor/star":{"post":"kzHm0YNZuBBBGIguDAkXw14ylk4YGGcxIxPyXtKazsEVfvXSw2eyjtTHEve77j_arjIr_xRqpiYJgHrQ-tmhTw"},"/algorhtym/mips-pipelined-processor/unstar":{"post":"4rYxwIHJ5W89zwHRV6dJnMUnyZG2xqu4R5VSqFoE_vNPZfZMJbVQRmeaO9FnVHyJRxubxwZr3dCFz8TE_p2Ysg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"toWOc5emCZqh1_jirjthTifSl60ibSSAcR0kVizST0Htg1yA0VwL449bpOTLkMDe0IicoTzoHCIMJnvbRgVCXw"}}},"title":"Repository search results"}