



User Manual

FPGA Web Project

2025/03/26

v.0.7

A step-by-step user guide to getting started

Developed by the Team 1

from ALGOSUP

SUMMARY

2	The website
3	What can you do?
 The main page
 The animation page
 The help page
5	Launch the website
6	Load a file
 Drag & Drop
 Replace the current file
 Load multiple files
8	Play animation
 Start
 Stop
10	Modify animation
 Move the structure
11	Help tab
12	Definitions
13	Q&A
14	Ressources
15	Copyrights
16	Credits

The website

This website is focused on helping you teach or learn how the FPGA board system works. It combine a realistic 2D representation with a dynamic signal propagation over time. The aim is to create an interactive and intuitive platform that allow you to observe and analyze signal propagation.

For simplicity, we will represent the FPGA system with different view to understand the FPGA system through animations that symbolize signals transfers.

This includes integrating the layout resulting from the synthesis and P&R processes with timing simulation data. You can analyze using a test bench and a timing netlist, both written in Verilog.

What can you do?

Main page

The main page serves as a gateway to essential insights on CNES, FPGA, and Verilog, providing a detailed overview of the FPGA ecosystem. It aims to enhance your understanding of how FPGA technology works, its advantages, and why CNES integrates it into its projects. Through clear explanations and key resources, this page helps you grasp the role of FPGA in space applications and beyond.

Animation page

The animation page provides an interactive and visual representation of how an FPGA board operates based on your programmed instructions. It allows you to explore the internal functioning of the FPGA, helping you understand how different configurations influence its behavior and execution.

Help page

The help page is designed to assist you in navigating the website with ease, ensuring that you can quickly find the information you need. Whether you're looking for specific content or general guidance on FPGA, Verilog, or CNES-related topics, this section provides clear instructions and support to enhance your browsing experience.

In addition to navigation assistance, the help page also serves as a resource hub where you can access important documents. This includes the ability to view and download relevant materials directly, ensuring you have the necessary information at your fingertips. Whether you're a beginner exploring FPGA technology or an experienced user seeking in-depth details, this page is structured to provide comprehensive support.

Launch the website

To launch the website, you have to:

1. Open your control terminal
2. Write the following commands:

```
# move on the backend folder  
cd src/backend
```

```
# install all dependencies  
npm install
```

```
# launch the server  
node app
```

3. Launch your preferred navigator
4. Type the following link:

```
localhost
```


5. Select the "Main Page" one

Load a file

Drag & Drop

To load a file using the drag and drop, you have to:

1. Click on the “Browse Files” button.
2. Maintain the click on the file with the Verilog (.v) or SDF (.sdf) extension.
3. Drag the file into the defined area in the background.
4. Drop it.




Replace the current file

To replace the current files, you have to load another file.

Load multiple files

To load multiple files, you have to

1. Click on the “Browse Files” button.
2. Select all your files with the Verilog (.v) or SDF (.sdf) extension.
3. Maintain the click on the file.
4. Drag the file into the defined area in the background.
5. Drop it.



If you can't use the drag & drop, you can also click on the file and upload it.

You can see all the files you have uploaded in the “Loaded Files” box.




You can only upload one file per extension

Play animation

Start

To start the animation, you have to:

- Click on the green “Start Animation” button.



You can only start the animation when there is at least one file uploaded.




You can find the color index of the schema at the bottom of the “FPGA Board Visualization”

Stop

To start the animation, you have to:

- Click on the green “Stop Animation” button.



Modify animation

Move the structure


.

Help tab

Download the Guide

To download the user guide, you have to click on the link “here”.

The file is now on the download folder of your computer. You can print it and read it whenever you want.



Definitions

Here are the definitions of words whose meaning is important to know:

Word	Definition
FPGA	A Field-Programmable Gate Array is an integrated circuit with basic elements and preconfigured electrical signal routes between them.
netlist	A netlist is like a recipe for building an electronic circuit. It tells you what components you need and how to connect them together to create a functioning circuit.
P&R	Place and Route is the packing of the netlist component in the FPGA available BEL (Place). Then a route for signals between each BEL is selected (Route). A timing netlist is created and can be exported in Verilog.
test bench	A test bench is a crucial tool in the design and verification process, helping to ensure that digital circuits and systems function correctly before they are manufactured.
Verilog	Verilog is a language used to program a system using the FPGA layout. It use to writting instruction to the system.

Q&A

Here are the most frequently asked questions:

Questions	Answers

Ressources

How to code in Verilog?

To have more documentation about Verilog, you can search on the following site: www.nandland.com or buy "Getting Started FPGAs" from Russell Merrick

What is FPGA?

To have more information about FPGA, you can search on the following site: www.wikipedia.org/wiki/FPGA

Copyrights

Unless explicit mention is made of intellectual property held by third parties, the content of this site is offered under the following conditions Licence Etalab-2.0 that allows public information to be re-used free of charge. It grants users a non-exclusive and unlimited right, for commercial or non-commercial purposes, provided they mention the source and the date of update.

Users may :

- ✓ Copy, modify, adapt and create derived information
- ✓ Distribute, redistribute and commercially exploit the data.

They must simply cite the source and not mislead as to the origin or official status of the information.

The licence is compatible with other free licences (CC-BY, OGL, ODC-BY). It is governed by French law and does not guarantee the accuracy or continuity of the data.



The icons used for Tips, Warnings, and Informations were created by Freepik - Flaticon

Credits

Project Owner



Project development Team

from ALGOSUP's team 1

Project Manager	Loïc Nogues
Program Manager	Alexis Santos
Technical Leader	Yann-Maël Bouton
Software Engineer	Lucas Megnan
Quality Assurance	Mathis Lebel
Technical Writer	Grégory Pagnoux