



ELCN201 – Electronics 2

Project-1 Report

Alhussein Gamal Hussein

Code: 1200399

CCEE

Table of Figures

PART1

NMOS device Circuit Schematic-----	3
⇒ W = 10um, L = 1um	
ID vs Vout-----	3
ID vs Vin-----	4
⇒ W = 20um, L = 1um	
ID vs Vout-----	5
ID vs Vin-----	5
PMOS device Circuit Schematic-----	7
⇒ W = 10um, L = 1um	
ID vs Vout-----	7
ID vs Vin-----	8
⇒ W = 20um, L = 1um	
ID vs Vout-----	9
ID vs Vin-----	9


PART2

Differential Circuit-----	12
DC Analysis and Q-point-----	13
DC Sweep-----	14
AC analysis-----	14
Mismatch Circuit-----	15
Common mode gain-----	15
CMRR-----	16
Transient Analysis-----	17
Fourier/THD Analysis-----	18



Problem (1): Transistor Characterization


Using NMOS




[A]

➤ For $W=10\mu\text{m}$, $L=1\mu\text{m}$:

DC sweep for V_{out} (from 0 to 3V) while $V_{\text{in}}=2\text{V}$



DC sweep for V_{in} (from 0 to 3V) while $V_{out}=2V$




From graphs:


- $V_{ov} = 1.0745 \text{ V}$
- $V_{th} = 997.2618 \text{ mV}$
- $I_D = 600.0060 \text{ μA}$
- **Slope** = 34.6805 μΩ^{-1}
- **Slope** = $1/r_o = \lambda \cdot I_D$
- $\lambda = \text{Slope}/I_D = 0.0578 \text{ V}^{-1}$
- $I_D = \frac{1}{2} \cdot \mu_n C_{ox} \cdot (W/L) \cdot V_{ov}^2 \cdot (1 + \lambda V_{DS})$
- $\mu_n C_{ox} = 103.427 \text{ μA/V}^2$

➤ For $W=20\mu\text{m}$, $L=2\mu\text{m}$:

DC sweep for V_{out} (from 0 to 3V) while $V_{\text{in}}=2\text{V}$



DC sweep for V_{in} (from 0 to 3V) while $V_{\text{out}}=2\text{V}$




From graphs:

- $V_{ov} = 1.0104 \text{ V}$
- $V_{th} = 998.902 \text{ mV}$
- $I_D = 660.145 \text{ }\mu\text{A}$
- **Slope** = $20.628 \text{ }\mu\Omega^{-1}$
- **Slope** = $1/r_o = \lambda \cdot I_D$
- $\lambda = \text{Slope}/I_D = 0.0322 \text{ V}^{-1}$
- $I_D = \frac{1}{2} \cdot \mu_n C_{ox} \cdot (W/L) \cdot V_{ov}^2 \cdot (1 + \lambda V_{DS})$
- $\mu_n C_{ox} = 117.01 \text{ }\mu\text{A/V}^2$

- ❖ Doubling the width and the length of the NMOS will increase the current, and the slope will decrease, which leads to decrease in λ and a slight increase in $(\mu_n C_{ox})$.


Using PMOS




[B]

➤ For $W=10\mu\text{m}$, $L=1\mu\text{m}$:

DC sweep for V_{out} (from 0 to 3V) while $V_{in}=2\text{V}$



DC sweep for V_{in} (from 0 to 3V) while $V_{out}=2V$




From graphs:


- $V_{ov} = 995.8159 \text{ mV}$
- $|V_{th}| = 993.976 \text{ mV}$
- $I_D = 202.5524 \mu\text{A}$
- $\text{Slope} = 20.353 \mu\Omega^{-1}$
- $\text{Slope} = 1/R_o = \lambda \cdot I_D$
- $\lambda = 0.1004 \text{ V}^{-1}$
- $I_D = \frac{1}{2} \cdot \mu_p C_{ox} \cdot (W/L) \cdot V_{ov}^2 \cdot (1 + \lambda \cdot V_{DS})$
- $\mu_p C_{ox} = 34.02 \mu\text{A/V}^2$

➤ For $W=20\mu\text{m}$, $L=2\mu\text{m}$:

DC sweep for V_{out} (from 0 to 3V) while $V_{\text{in}}=2\text{V}$



DC sweep for V_{in} (from 0 to 3V) while $V_{\text{out}}=2\text{V}$



From graphs:

- $V_{ov} = 993.9759 \text{ mV}$
- $|V_{th}| = 992.3581 \text{ mV}$
- $I_D = 205.0880 \mu\text{A}$
- Slope = $17.1588 \mu\Omega^{-1}$
- Slope = $1/R_o = \lambda * I_D$
- $\lambda = 0.08454 \text{ V}^{-1}$
- $I_D = \frac{1}{2} * \mu_p C_{ox} * (W/L) * V_{ov}^2 * (1 + \lambda * V_{DS})$
- $\mu_p C_{ox} = 35.62 \mu\text{A/V}^2$

- ❖ Doubling the width and the length of the PMOS, will increase the current slightly, and the slope will decrease, which leads to a slight increase in $(\mu_p C_{ox})$.

[C] Comparison between NMOS and PMOS devices:

	NMOS	PMOS
For W/L=10	$V_{th} = 997.2618 \text{ mV}$ $\lambda = 0.0578 \text{ V}^{-1}$ $\mu_n C_{ox} = 103.427 \mu\text{A/V}^2$	$V_{th} = 993.976 \text{ mV}$ $\lambda = 0.1004 \text{ V}^{-1}$ $\mu_p C_{ox} = 34.02 \mu\text{A/V}^2$
For W/L= 20	$V_{th} = 998.902 \text{ mV}$ $\lambda = 0.0322 \text{ V}^{-1}$ $\mu_n C_{ox} = 117.01 \mu\text{A/V}^2$	$V_{th} = 992.3581 \text{ mV}$ $\lambda = 0.08454 \text{ V}^{-1}$ $\mu_p C_{ox} = 35.62 \mu\text{A/V}^2$

[D] Generally

Using the same dimensions for both the NMOS and PMOS ($W=10 \mu\text{m}$, $L=1 \mu\text{m}$) and applying the same changes to both MOSFETs which are ($W_2 = 2*W_1$ & $L_2 = 2*L_1$), it was observed that the changes in NMOS dimensions affects the current greatly, while in PMOS the change is negligible, and this is because of the difference between the mobility of the NMOS and the PMOS, where the mobility of NMOS (electrons) is larger than that of PMOS (holes). It is also noted that r_o varies proportionally with the channel length L . Also due to the lower current-conducting ability of the PMOS devices, they offer a larger r_o for the same dimensions.

Problem (2): Differential Amplifier

[A],[B]

$$I_{D1} = I_{D2} = \frac{I_{ox}}{2} = 100 \mu A$$

a) $A_{DM} \gg 5$

$$I_{LR} \gg 0.2 V$$

$$\text{Differential output swing} \gg 2.4 V_{DD}$$



→ Differential mode:

$$A_v = -g_m(r_{o1} \parallel R)$$

$$I_{LR} \gg 0.2 V$$

$$0.9 V_{ov} \gg 0.2 V$$

$$V_{ov} \gg 0.222 \text{ Volts}$$



Assume $V_{ov} = 0.42 V$ & $\mu_n C_{ox} = 103.427 \mu A/V^2$ "From M1"

$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{ov})^2$$

$$\frac{W}{L}_1 = 33.57 \quad \text{"For 2 M1 mosfets"}$$

$$g_m = \frac{2I_D}{V_{ov}} = 8.33 \times 10^{-4} \Omega^{-1}$$

$$r_{o1} = \frac{1}{\lambda I_D} = \frac{1}{0.578 \times 100 \times 10^{-6}} = 173.01 K\Omega$$

$$A_{DM} \gg 5 \quad \rightarrow \quad g_m \left(\frac{r_{o1} R}{r_{o1} + R} \right) \gg 5 \quad \rightarrow \quad \frac{R(173.01)}{R + 173.01} \gg 6002.4$$

$$R \gg 6215.59 \quad \rightarrow \quad \boxed{R = 6250 \Omega}$$

$$\text{Diff. output swing} \gg 2.4$$

$$2(V_{DD} - V_{ov1} - V_{ov2}) \gg 2.4$$

$$1.8 - 0.24 - V_{ov2} \gg 1.2$$

$$V_{ov2} \leq 0.36$$

$$\boxed{V_{ov2} \approx 0.36}$$

$$I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W_2}{L_2} \right) (V_{ov2})^2$$

$$\frac{W_2}{L_2} = 29.84 \quad \text{"For 2 } \mu_n \text{ mosfets"}$$

* Check Saturation :

$$V_{ov1} + V_{ov2} < V_0$$

$$0.24 + 0.36 < 1.175$$

"Proven"

$$\begin{aligned} V_0 &= V_{DD} - I_{D1} R \\ &= 1.8 - 100 \times 10^{-6} \times 6250 \\ &= 1.175 \text{ V} \end{aligned}$$

b]

For saturation :

$$V_{DS} \geq V_{GS} - V_{th}$$

$$V_D \geq V_G - V_{th}$$

$$V_{DC} \leq V_D + V_{th}$$

$$V_{DC} \leq 1.175 + 0.997$$

$$V_{DC_{max}} = 2.172 \text{ V}$$

$$V_{GS1} = V_{G1} - V_{S1}$$

$$\begin{aligned} V_{DC_{min}} &= V_{GS} + V_S \\ &= V_{ov1} + V_{ov2} + V_t \end{aligned}$$


$$= 0.24 + 0.36 + 0.997$$

$$V_{DC_{min}} = 1.597 \text{ V}$$

CS Scanned with CamScanner

[C]

➤ Differential circuit



DC analysis and the Q-point

For M1 & M1_ :

Design1 DC Operating Point Analysis		
	Variable	Operating point value
1	V(vdm1)-V(vs1)	670.75510 m
2	V(vdm2)-V(vs1)	670.75510 m
3	V(vin1)-V(vs1)-0.7	279.49262 m
4	V(vin2)-V(vs1)-0.7	279.49262 m
5	I(M1[ID])	97.39800 u
6	I(M1_[ID])	97.39800 u

$V_{ov1} = 0.279$ V (for both M1 & M1_)

$V_{DS} = 0.6707$ V (for both M1 & M1_)

$I_D = 97.398$ μ A (for both M1 & M1_)

For M2 & M2_ :

Design1 DC Operating Point Analysis		
	Variable	Operating point value
1	V(vg2)-0.65	352.04549 m
2	V(vg2)	1.00205
3	I(M2[ID])	200.00000 u
4	V(vs1)	520.50738 m
5	I(M2_[ID])	194.79600 u

$V_{ov2} = 0.352$ V (for both M2 & M2_)


$V_{DS} = 1.00205$ V (for M2)

$V_{DS} = 0.5205$ V (for M2_)


$I_D = 200$ μ A (for M2)

$I_D = 194.79$ μ A (for M2_)


DC sweep for V_{id} from -1.8V to 1.8V




AC analysis and the small-signal differential gain A_{DM} :




Sweep for $V_{out\ Diff} / V_{in\ Diff}$, $A_{DM} \approx 5$



➤ Common Mode Circuit: (5% mismatch in R)




Conversion Gain:



From graph: $A_{CM-DM} = 0.0011164$

CMRR vs. Frequency:

$$\text{CMRR} = A_{\text{DM}} / A_{\text{CM-DM}}$$




Cursor

$$\frac{(V(vdm1) - V(vdm2))}{(V(vin1) - V(vin2)) / 0.00111}$$


x1	6.6970
y1	4.3239k
x2	1.0000
y2	4.3239k

$$\text{CMRR} \approx 4.32\text{K} = 72.7 \text{ dB}$$

Transient Analysis:



Fourier analysis:



THD=0.0737702 %

HD=Magnitude at n/Fundamental Magnitude

HD₂= 1.413 X 10⁻⁸

HD₃=0.000737701

[D] Discussion

- ADM \approx 5, ADM-CM \approx 1m
- CMRR = 72.7 dB
- Differential output swing satisfied.
- There exists a slight, yet expected and acceptable, error in the mirrored current.

All the design specs are met. The large value of CMRR means our differential amplifier does its job of amplifying differential input and rejecting common mode input (i.e noise) well.

Additionally, the value of the total harmonic distortion was quite small (THD=0.0737702 %) which means little distortion is added to the signal from undesired frequency components. Also, DC analysis results are very close to the hand analysis results