



**Information Technology Institute (ITI)**

**CMOS ANALOG IC DESIGN**

**LAB 2**

**Alhussein Gamal**


**Supervised by: Dr. Hesham Omran**

## **Table of contents:**

Content	Page
<b>Sizing Chart</b>	3
<b>CS Amplifier</b>	7
1. OP and AC Analysis	7
2. Gain Non-linearity	9
3. Maximum Gain	11
4. Gain Linearization	14

# PART 1: Sizing Chart

The circuit schematic is shown



1),2),3) satisfied


4)  $R_D = (V_{DD}/2) / I_{bias} = (1.8/2) / 150 \mu A = 6k \text{ ohms}$

5)  $V^*Q = (2 * V_{RD}) / |A_v| = (2 * 0.9) / |-6| = 0.3V$

6) satisfied.


7) We can obtain the value of  $V_{TH}$  from the graph of  $I_D$  vs  $V_{GS}$ .  $V_{GS} = V_{TH}$  at the point where  $I_D$  starts to go above zero (roughly). However, it is better to use the cadence tools to get  $V_{TH}$ .

We can plot the graph of  $V_{TH}$  to observe its value. From the following graph we can see that  $V_{TH} = 0.383 V$ , approximately.



8) Satisfied. Expressions were exported to adexl.

9)  $V^*$  and  $V_{ov}$  are shown overlaid.




10) At  $V^* = VQ^* = 0.3$  V,  $V_{ovQ} = 0.305$  V, They are approximately equal.

$V_{GSQ} = 0.687.5$  V = 0.69 V.


11) The required plots are shown.

ID vs VGS.




From the graph,  $IDQ^* = 49.73225\mu A$

gm vs VGS




From the graph,  $gmQ^* = 331.22125\mu S$

gds vs VGS



From the graph,  $g_{dsQ^*} = 1.958\mu S$

The three of them are plotted overlaid on the following graph.



12)  $10/W = 49.7/150$ . So  $W = 30\text{ }\mu m$

13) By cross multiplication:


$gm_Q = gm_{Q^*} \cdot W_{old} / W_{new} = 331.22125\mu S \cdot 30\mu m / 10\mu m = 993.67\mu S$

$g_{dsQ} = g_{dsQ^*} \cdot W_{old} / W_{new} = 1.958\mu S \cdot 30\mu m / 10\mu m = 5.874\mu S$


## PART 2: CS AMPLIFIER

### 1. OP and AC Analysis

1) The circuit schematic is shown



2) The DC Q-point parameters ( $g_m$ ,  $g_{ds}$ ,  $I_D$ ) are shown overlaid in the following plot.



Comparing to the values obtained in part 1:

3)  $r_o = 1 / g_{ds} = 1 / 6\mu = 167 \text{ kohms}$

So  $R_D \parallel r_o = 6k \parallel 167k$  approximately equal to  $6k = R_D$

Hence the assumption of ignoring  $r_o$  is justified.

If we neglect it, however, the error will increase.

If we use min L,  $r_o$  decreases, and therefore the error decreases.

$$4) A_v = -g_m r_o = -1 \times 167k\Omega \times 1.011 \text{ mS} = -169, |A_v| = 169$$

5) Analytic Calculation:


$$A_v = G_m R_{out}, G_m = -g_m, R_{out} = r_o(1 + g_m R_s) \parallel R_D = r_o \parallel R_D$$

$$\text{So } A_v = -g_m \times (r_o \parallel R_D) = -1.011 \text{ mS} \times (167k \parallel 6k) = -5.856$$

$$\text{So } |A_v| = 5.86$$

The intrinsic gain much higher than the actual gain, and this affirms our knowledge that the intrinsic gain is an upper bound on the amplifier gain.

6)  $V_o/V_{in}$  plot is shown



Expressions are shown:

Test	Name	Type	Expression/Signal/File	EvalType	Plot	Save
lab1:mo...	DC gain	expr	$\text{ymax}(\text{mag}((V_F("/VOUT") / V_F("/VIN"))))$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
lab1:mo...	$A_v$	expr	$(V_F("/VOUT") / V_F("/VIN"))$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>

Gain and DC gain values are shown


Test	Output	Nominal	Spec	Weight	Pass/Fail
lab1:mosfet_lab2_part2:1	DC gain	5.798			
lab1:mosfet_lab2_part2:1	$A_v$				



## 2. Gain Non-linearity

1) Requirement done on Cadence.

2)  $V_{out}$  vs  $V_{in}$  ( $V_{GS}$ ) is shown



$V_{GS} = V_{IN}$  and  $V_{DS} = V_{OUT}$  as the source is connected to the ground,  $I_D = k'(V_{GS} - V_{TH})^2$  in the saturation region and  $V_{DS} = V_{DD} - I_D * R_D = (V_{DD} - V_{DS})/R_D = k(V_{GS} - V_{TH})^2$  which illustrates a quadratic relation between  $V_{DS}$  ( $V_{OUT}$ ) and  $V_{GS}$  ( $V_{IN}$ ), so slope ( $\Delta V_{OUT} / \Delta V_{IN}$ ) is linear (in the region  $V_{TH} < V_{GS} < 0.75$ ).

$V_{GS} = V_{IN}$  and  $V_{DS} = V_{OUT}$  as the source is connected to the ground,  $I_D = k[(V_{GS} - V_{TH})(V_{DS}) - V_{DS}^2/2]$  in the triode region,  $V_{DS}^2/2$  could be neglected due to the small value of  $V_{DS}$ , therefore  $I_D = k[(V_{GS} - V_{TH})(V_{DS})]$


$V_{DS} = V_{DD} - I_D * R_D \Rightarrow (V_{DS} - V_{TH})/R_D = k[(V_{GS} - V_{TH})(V_{DS})]$  which illustrates a linear relation between  $V_{DS}$  ( $V_{OUT}$ ) and  $V_{GS}$  ( $V_{IN}$ ), so slope ( $\Delta V_{OUT} / \Delta V_{IN}$ ) is constant (in the region  $V_{GS} > 0.75$  &  $V_{GS} < V_{TH}$ ).

***In conclusion, the relation between  $V_{OUT}$  and  $V_{IN}$  can be reasonably approximated by the Small Signal Model to be linear in the saturation region.***

3) Calculator Expression for the derivative of  $V_{out}$

```
deriv(value(getData("/VOUT" ?result "dc") "Wn" 3.018e-05))
```

The derivative of  $V_{OUT}$  vs  $V_{IN}$




$$A_v = -g_m * (R_D // r_o).$$

$$g_m = 2 * I_D / (V_{GS} - V_{TH})$$


$g_m$  is a function of  $V_{GS}$ .  $V_{GS}$  is affected by the input signal.

So the gain depends on the input signal, so it is not linear.

4) Required parameters are set. The following figure illustrates.




5)  $g_m$  vs time and  $v_{gs}$  vs time are shown below. Yes,  $g_m$  varies with time. As the input signal varies with time,  $V_{gs}$  varies with time, and since  $g_m$  is a function of  $V_{gs}$ , it too varies with time.



6) Is this amplifier linear? Comment. No, the gain is a function of  $g_m$  which varies with the input signal, so the gain is not linear, hence the amplifier is not linear; the amount of amplification depends on the input signal.

### 3. [optional] Maximum Gain

1)  $V_{GS}$  is set to the value obtained in part 1 at 0.69




2) The parameters are shown,  $V_{GS}$  is constant at 0.69

First frequency name	<input type="text"/>
Second frequency name	<input type="text"/>
Noise file name	<input type="text"/>
Number of noise/freq pairs	<input type="text" value="0"/>
DC voltage	<input type="text" value="VGS V"/>
AC magnitude	<input type="text" value="1 V"/>
AC phase	<input type="text" value="0"/>
XF magnitude	<input type="text"/>

3) The calculator expression for the gain is shown

`VF("/VOUT")/VF("/VIN")`

The plot of gain ( $V_{out}/V_{in}$ ) is shown vs  $R_D$




4)  $g_m = 2 \cdot I_D / V_{ov}$ ,

$A_v = -g_m \cdot R_D = -2 \cdot V_{RD} / V_{ov}$

As we can see,  $A_v$  increases with  $R_D$ .

As  $R_D$  increases,  $V_{DS}$  decreases until it reaches a value at which the transistor exits the saturation region and re-enters the triode region, where  $I_D$  decreases significantly, so  $g_m$  decreases, and so does the gain.

5) From the graph, as shown the value of  $R_D$  at highest gain is 9.3k and the highest gain is 8.382.



6) As stated before, after reaching max gain, the transistor starts to enter into the triode region. We can assume that  $V_{DS} = V_{ov} = V_{ovQ} = 305\text{mV}$ .

$$R_D = (V_{DD} - V_{ov}) / I_D = (1.8 - 0.305)\text{V} / 150\mu\text{A} = 9.967\text{k ohms}$$


$$\text{So } A_v = -g_m R_D = -(2 \cdot I_D / V_{ov}) \cdot R_D = -(2 \cdot 150\mu\text{A} / 0.305\text{V}) \cdot 9.967\text{k ohms} = -9.8$$

7) At max gain, the transistor begins to enter the triode,

8) No, scaling down the supply voltage reduces the upper bound on the maximum value of  $V_{out}$ , hence the gain is reduced.

## 4. [optional] Gain Linearization (feedback)


The circuit schematic is shown.



1) , 2) Satisfied.

3) The sweep was performed and the important parameters are shown.

Vgs(blue), ID(yellow) for the PMOS, Vov(green), gm(red).



From the graph we can see that  $ID_x$  (in yellow) = -12.32096 uA at  $V^* = 0.3V$

Taking absolute value and approximating, so  $ID_x = 12 \mu A$

$V_{SGQ} = -682.262 \text{ mV}$ ,

Approximating and taking absolute value,  $V_{GSQ} = 682 \text{ mV}$

$V^* = 0.3V$  at  $V_{SG} = 1.11773V$


By cross multiplication  $W_{new} = ID_Q * W_{old} / ID_x = 150 * 10 / 12 = 125 \mu m$

4) Noted.

5)  $R_f = R_{in} * |A_v| = 1M * |-6| = 6M \text{ ohms}$

6) Satisfied.

7) The plot of  $V_{IN}$  (blue) and  $V_{OUT}$  (red) vs  $V_{SIG}$  are shown overlaid.



The two voltages cross at 0.692V. This value is reasonable, it is almost equal to the value we obtained for  $V_{GSQ}$ .


8) Is  $V_{OUT}$  linear with  $V_{SIG}$ ?

$V_{OUT}$  is linear with respect to  $V_{SIG}$  in the region where both transistors are properly biased into saturation; in that region the gain  $A_v$  doesn't depend on the input signal, and hence it is linear. Else, either the NMOS or the PMOS enter the triode region and the linearity of gain is lost.  $V_{OUT}$  and  $V_{SIG}$  change with the same value; have the same slope, so  $V_{IN}$  is constant.

9) The derivative of VOUT is shown




Derivative of VOUT is plotted with VIN and VOUT itself is shown.



For a wide range (the part of the shown graph where the plot is almost flat), the gain is linear; This is due to the effect of feedback. As we get below or above that value of VGS, either the NMOS or the PMOS leave the saturation region, and enter the saturation region, where the gain is no more linear. Also the feedback resistance decreases the dependency over gm, contributing to gain linearity.




10) The value of  $V_{IN}$  for which the gain is linear can be obtained from the following graph.



As we can see that value is 686mV, approximately. That is the value around which the gain is linear. The range around that value was obtained by sweeping horizontally across the curve to be 60mV.

By sweeping the cursor across the part of the gain curve which is linear.



we can obtain that  $V_{in}$  in that region has a range of about  $759.69 - 542.636 = 217\text{mV}$ .

11) Analytically the input range value =  $(V_{DD} - 2 \cdot V)/|A_v| = (1.8 - 2 \cdot 0.3)/|5.5| = 218\text{mV}$ . The value is close to the value calculated from the graph.