



# ELCN201 – Electronics 2 Project-1 Report

**Alhussein Gamal Hussein** 

Code: 1200399

**CCEE** 

# **Table of Figures**


#### PART1

| NM                    | OS device Circuit Schematic3 | 3  |  |
|-----------------------|------------------------------|----|--|
| $\Rightarrow$         | W = 10um, L = 1um            |    |  |
|                       | ID vs Vout                   | 3  |  |
|                       | ID vs Vin                    | 4  |  |
| $\Rightarrow$         | W = 20um, L = 1um            |    |  |
|                       | ID vs Vout                   | 5  |  |
|                       | ID vs Vin                    | 5  |  |
| PM                    | OS device Circuit Schematic7 |    |  |
| $\Rightarrow$         | W = 10um, L = 1um            |    |  |
|                       | ID vs Vout                   | 7  |  |
|                       | ID vs Vin                    | 8  |  |
| ⇨                     | W = 20um, L = 1um            |    |  |
|                       | ID vs Vout                   | 9  |  |
|                       | ID vs Vin                    | 9  |  |
| РΑ                    | RT2                          |    |  |
| Differential Circuit1 |                              | 12 |  |
| DC A                  | Analysis and Q-point         | 13 |  |
| DC Sweep              |                              | 14 |  |
| AC analysis           |                              | 14 |  |
| Mismatch Circuit      |                              | 15 |  |
| Con                   | nmon mode gain15             |    |  |
| CMRR                  |                              |    |  |
| Trar                  | Transient Analysis           |    |  |
| Ear                   | rior/TUD Analysis            | 10 |  |



# **Problem (1): Transistor Characterization**


# **Using NMOS**




#### [A]

# > For W=10 $\mu$ m, L=1 $\mu$ m:

DC sweep for Vout (from 0 to 3V) while Vin=2V



#### DC sweep for V<sub>in</sub> (from 0 to 3V) while V<sub>out</sub>=2V




#### From graphs:


- $V_{ov}$ = 1.0745 V
- V<sub>th</sub>= 997.2618 mV
- $I_D = 600.0060 \, \mu A$
- Slope=  $34.6805 \,\mu\Omega^{-1}$
- Slope=  $1/r_0 = \tilde{\lambda}^*I_D$
- **λ=**Slope/I<sub>D</sub>=0.0578 V<sup>-1</sup>
- $I_D = \frac{1}{2} * \mu n Cox * (W/L) * V_{OV}^{2*} (1 + \lambda V_{DS})$
- $\mu n Cox = 103.427 \,\mu A/V^2$

#### > For W=20μm, L=2μm:

DC sweep for Vout (from 0 to 3V) while Vin=2V




DC sweep for Vin (from 0 to 3V) while Vout=2V



#### From graphs:

- $V_{ov}$ = 1.0104 V
- **V<sub>th</sub>=** 998.902 mV
- $I_D = 660.145 \,\mu\text{A}$
- **Slope=**  $20.628 \,\mu\Omega^{-1}$
- Slope=  $1/r_0 = \tilde{\lambda}^*I_D$
- $\lambda = \text{Slope/I}_D = 0.0322 \text{ V}^{-1}$
- $I_D = \frac{1}{2} * \mu n Cox * (W/L) * V_{OV}^{2*} (1 + \lambda V_{DS})$
- $\mu_n C_{ox} = 117.01 \,\mu\text{A/V}^2$
- \* Doubling the width and the length of the NMOS will increase the current, and the slope will decrease, which leads to decrease in  $\hbar$  and a slight increase in ( $\mu_n C_{ox}$ ).


# **Using PMOS**




[B]

# **>** For W=10μm, L=1μm:

DC sweep for  $V_{out}$  (from 0 to 3V) while  $V_{in}$ =2V



#### DC sweep for V<sub>in</sub> (from 0 to 3V) while V<sub>out</sub>=2V




# From graphs:


- $V_{ov} = 995.8159 \,\text{mV}$
- |V<sub>th</sub>|=993.976mV
- $I_D = 202.5524 \mu A$
- Slope =  $20.353 \,\mu\Omega^{-1}$
- Slope = 1/Ro = λ\*I<sub>D</sub>
- $\lambda = 0.1004 \text{ V}^{-1}$
- $I_D = \frac{1}{2} * \mu p Cox * (W/L) * V_{ov}^{2*} (1 + \tilde{\lambda} * V_{DS})$
- $\mu p Cox = 34.02 \mu A/V^2$

#### **>** For W=20μm, L=2μm:

DC sweep for Vout (from 0 to 3V) while Vin=2V



DC sweep for Vin (from 0 to 3V) while Vout=2V



#### From graphs:

- $V_{ov} = 993.9759 \,\text{mV}$
- |V<sub>th</sub> |= 992.3581 mV
- $I_D = 205.0880 \,\mu\text{A}$
- Slope =  $17.1588 \mu\Omega^{-1}$
- Slope = 1/Ro = λ \*I<sub>D</sub>
- $\lambda = 0.08454 \text{ V}^{-1}$
- $I_D=\frac{1}{2} *\mu PCox *(W/L)*V_{ov}^{2*}(1+\tilde{\lambda}*V_{DS})$
- $\mu_P C_{ox} = 35.62 \, \mu A/V^2$
- Doubling the width and the length of the PMOS, will increase the current slightly, and the slope will decrease, which leads to a slight increase in (μ<sub>p</sub>C<sub>ox</sub>).

#### [C] Comparison between NMOS and PMOS devices:

|             | NMOS  | PMOS   |
|-------------|---|--|
| For W/L=10  | $V_{th}$ = 997.2618 mV<br>$\bar{\Lambda}$ = 0.0578 V <sup>-1</sup><br>$\mu_n C_{ox}$ = 103.427 $\mu$ A/V <sup>2</sup> | $V_{th}$ = 993.976 mV<br>$\hbar$ = 0.1004 V <sup>-1</sup><br>$\mu_p C_{ox}$ = 34.02 $\mu$ A/V <sup>2</sup>   |
| For W/L= 20 | $V_{th}$ = 998.902 mV<br>$\hbar$ = 0.0322 V <sup>-1</sup><br>$\mu_n C_{ox}$ = 117.01 $\mu$ A/V <sup>2</sup>           | $V_{th}$ = 992.3581 mV<br>$\hbar$ = 0.08454 V <sup>-1</sup><br>$\mu_p C_{ox}$ = 35.62 $\mu$ A/V <sup>2</sup> |

#### [D] Generally

Using the same dimensions for both the NMOS and PMOS (W=10  $\mu$ m, L=1  $\mu$ m) and applying the same changes to both MOSFETs which are (W<sub>2</sub> =2\*W<sub>1</sub> & L<sub>2</sub> = 2\*L<sub>1</sub>), it was observed that the changes in NMOS dimensions affects the current greatly, while in PMOS the change is negligible, and this is because of the difference between the mobility of the NMOS and the PMOS, where the mobility of NMOS (electrons) is larger than that of PMOS (holes). It is also noted that ro varies proportionally with the channel length L. Also due to the lower current-conducting ability of the PMOS devices, they offer a larger ro for the same dimensions.

# 4

# **Problem (2): Differential Amplifier**

### [A],[B]

$$I_{01} = I_{01} = \frac{I_{00}}{2} = 100 \text{ M}$$


Differential output SWing 7/2.4 Vas


- Differential mode:

LIR 7/0.2 V

6.9 Var 7/0.2V

Vov 71 0.222 Weter






Aon 7/5 1 gm (
$$\frac{r_{01}R}{r_{01+R}}$$
) 7/5  $\longrightarrow \frac{R(173.01)}{R+173.01}$  7/6002.4  
R 7/6215.59  $\longrightarrow R = 6250 \Omega$ 

$$I_{02} = \frac{1}{2} M_n \left( \cos \left( \frac{\omega_2}{L_2} \right) \left( Vov_2 \right)^2$$

$$\frac{\omega_1}{L_2} = 29.9 \text{ theorem is the formula of the property of$$

#### [C]

#### > Differential circuit



# DC analysis and the Q-point

#### For M1 & M1 :

|   | Design1 DC Operating Point Analysis |                       |  |  |  |  |  |
|---|-------------------------------------|-----------------------|--|--|--|--|--|
|   | Variable                            | Operating point value |  |  |  |  |  |
| 1 | V(vdm1)-V(vs1)                      | 670.75510 m           |  |  |  |  |  |
| 2 | V(vdm2)-V(vs1)                      | 670.75510 m           |  |  |  |  |  |
| 3 | V(vin1)-V(vs1)-0.7                  | 279.49262 m           |  |  |  |  |  |
| 4 | V(vin2)-V(vs1)-0.7                  | 279.49262 m           |  |  |  |  |  |
| 5 | I(M1[ID])                           | 97.39800 u            |  |  |  |  |  |
| 6 | I(M1_[ID])                          | 97.39800 u            |  |  |  |  |  |

 $V_{ov1} = 0.279 \text{ V (for both M1 & M1_)}$ 

V<sub>DS</sub>= 0.6707 V (for both M1 & M1\_)

 $I_D = 97.398 \,\mu\text{A}$  (for both M1 & M1\_)

#### For M2 & M2:

|   | Design1 DC Operating Point Analysis |                       |  |  |  |  |  |
|---|-------------------------------------|-----------------------|--|--|--|--|--|
|   | Variable                            | Operating point value |  |  |  |  |  |
| 1 | V(vg2)-0.65                         | 352.04549 m           |  |  |  |  |  |
| 2 | V(vg2)                              | 1.00205               |  |  |  |  |  |
| 3 | I(M2[ID])                           | 200.00000 u           |  |  |  |  |  |
| 4 | V(vs1)                              | 520.50738 m           |  |  |  |  |  |
| 5 | I(M2_[ID])                          | 194.79600 u           |  |  |  |  |  |

 $V_{ov2}$ = 0.352 V (for both M2 & M2\_)


 $V_{DS} = 1.00205 \text{ V (for M2)}$ 

 $V_{DS} = 0.5205 \text{ V (for M2_)}$ 


 $I_D = 200 \, \mu A \, (for \, M2)$ 

 $I_D = 194.79 \ \mu A \ (for \ M2_)$ 


DC sweep for V<sub>id</sub> from -1.8V to 1.8V




AC analysis and the small-signal differential gain ADM:




Sweep for  $V_{out Diff}/V_{in Diff}$ ,  $A_{DM} \approx 5$ 



#### > Common Mode Circuit: (5% mismatch in R)




#### **Conversion Gain:**



**From graph:** A<sub>CM-DM</sub>= 0.0011164


# CMRR vs. Frequency:

CMRR=A<sub>DM</sub>/A<sub>CM-DM</sub>




 $CMRR \approx 4.32K = 72.7 dB$ 

# **Transient Analysis:**



# Fourier analysis:



THD=0.0737702 %

HD=Magnitude at n/Fundamental Magnitude

 $HD_2 = 1.413 \times 10^{-8}$ 

HD<sub>3</sub>=0.000737701

#### [D] Discussion

- ADM  $\approx$  5, ADM-CM  $\approx$ 1m
- CMRR = 72.7 dB
- Differential output swing satisfied.
- There exists a slight, yet expected and acceptable, error in the mirrored current.

All the design specs are met. The large value of CMRR means our differential amplifier does its job of amplifying differential input and rejecting common mode input (i.e noise) well.

Additionally, the value of the total harmonic distortion was quite small (THD=0.0737702%) which means little distortion is added to the signal from undesired frequency components. Also, DC analysis results are very close to the hand analysis results