

# COMPENG 3DQ5: Digital Systems Design

## Project Report

Instructor: Dr. Nicolici

Authors:

Ali Naqvi (400450701)

Daniel Wong (400308249)

### **Introduction**

This project entails the design and implementation of a system capable of decoding compressed image data for a 320x240 pixel image. The compressed data is transmitted via a UART interface to an Altera DE2-115 FPGA board, where it is stored in external static random access memory (SRAM). A custom digital circuit is developed to decompress the data, reconstruct the image, and store the output back into the SRAM. The VGA controller then reads the decompressed image from the SRAM to display it on a screen. This project integrates various components, including finite state machines, SRAM, VGA, and UART interfaces, and applies key principles of hardware-based image processing such as lossless decoding, dequantization, signal transform, interpolation and colour space conversion.

## Upsampling and Colour Space Conversion (Milestone 1)

State/Cycle	1	2	3	4	5	6	7
Multiplier 1	$y0*a$	$v0*b$	$u0*c$	$52*(v0+v2)$	$y1*a$		$vp1*d$
Multiplier 2		$v0*d$	$u0*e$	$21*(v0+v3)$	$21*(u0+u3)$		$up1*c$
Multiplier 3		$159*(v0+v1)$	$159*(u0+u1)$	$52*(u0+u2)$		$vp1*b$	$up1*e$

Figure 1: Overview of how the calculations for Colour Space Conversion & Interpolation are organized.

The milestone 1 state machine is responsible for performing YUV to RGB conversion via interpolation and colour space conversion. Using a fixed constrained amount of three multipliers, the calculations for both interpolation and colour space conversion are completed in 7 clock cycles of the common case, highlighted in Figure 1.

Module (instance)	Register name(s)	Bits	Description
M1_Unit	lead_out_cycle	2	Increments with each lead out cycle and is the select signal for a priority encoder that chooses which multiplier operands to use for each cycle.
M1_Unit	lead out counter	8	Enabled when is equal to 158 indicating the transition to lead out states.
M1_Unit	U_temp, V_temp, Y_temp, Y_reg	8/16	Temperorary register to hold YUV values to be used later
M1_Unit	RGB_temp	32	Even R and G values are written together while the even B value is put in the temp register to be written later on when R odd is calculated.
M1_Unit	Y_counter, UV_counter, RBG_counter	32	Counters to increment the SRAM address every time a value is extracted (in the case of YUV) or if a value is being written (RGB data).
M1_Unit	R_reg, B_reg, G_reg, V_prime, U_prime	32	Hold the accumulated values of the calculations for RGB and U' and V'.
M1_Unit	R_write, B_write, G_write, RGB_temp_write	8	The accumulators above are clipped and transformed into these 8 bit registers holding the final clipped RGB values.
M1_Unit	UV_read_cycle	1	Every other common state cycle, values of U and V are read to update the shift register, this flag is raised anytime a read cycle is to occur.
M1_Unit	U_shift, V_shift	48	Shift registers holding consecutive U and V values.

Latency Analysis: It takes a total of 156 commons, 3 lead out cases and 1 lead in case adding up to 160 for one row to complete. Since there are 240 rows, we can multiply these values by 240: One common case uses 7 clock cycles ( $240*156*7 = 262,080$  clock cycles total), the lead in states take 12 clock cycles ( $240*1*12 = 2880$  clock cycles total), the lead out states take 7 clock cycles ( $240*3*7 = 5040$  clock cycles total). Adding these up we get a total of 270,000 cc for milestone 1 to complete. In terms of multiplier usage, calculations are as follows: The common states and lead out states both use  $16/21 = 76\%$  utilization while the lead in states use  $16/36 = 44.4\%$  utilization.  $(76\% \text{ of } 262080 \text{ common cycles}) + (76\% \text{ of } 5040 \text{ lead out cycles}) + (44.4\% \text{ of } 2880 \text{ lead in cycles}) = 199180 + 3830 + 1280 = 204290$ . Since 204290 clock cycles out of the 270000 total are using multipliers, this yields a multiplier usage of  $75.6\%$  ( $204290/270000$ ) meeting the project constraints.

## Inverse Discrete Cosine Transform (Milestone 2)

Location	DP RAM 0
0	C0, C8
1	C16, C24
...	...
3	C48, C56
4	C1, C9
5	C17, C25
...	...
31	C55, C63
32	CT0, CT8
33	CT16, CT 24
34	CT1, CT9
35	CT17, CT25
...	...
63	CT55, CT63

Location	DP RAM 1
0	S'0, S'1
1	S'1, S'2
2	S'3, S'4
3	S'5, S'6
4	S'320, S'321
5	S'322, S'323
...	...
31	S'2246, S'2247

Location	DP RAM 2
0	T0
1	T1
...	...
7	T7
8	T8
...	...
63	T63
64	S0
65	S1
...	...
71	S7
72	S8
...	...
127	S63

Figure 2: C and CT matrix layout

Figure 3: S' matrix layout for block 1

Figure 4: T and S matrix layout

Following the matrix organization highlighted above, the first matrix multiplication between C, in DPRAM 0, and fetched S' values, in DPRAM 1, is conducted. The matrix multiplication is done by accumulating partial products for each row of T at a time. These computed T values are then put into DPRAM 2 with one value per location in row major format. For the second matrix multiplication between T and  $C^T$ , however, calculations are done by accumulating the partial product for each column of S at a time, these S values, however, are put back into the DPRAM in row major format causing there to be jumps of 8 between write locations.



Module	Register name(s)	Bits	Description
M3_Unit	quant	1	Stores whether Q0 or Q1 quantization matrix was used
M3_unit	leadInFlag, readFlag, bufferFlag, decodeDone	1	Flags to aid the FSM in determining actions such as how to read a new SRAM address or that decoding is done
M3_unit	SRAM_read_buff	16	3 <sup>rd</sup> bitstream buffer that stores the next 16 bits of the bitstream
M3_unit	Bitstream_buff	32	Stores the incoming bitstream to be decoded and dequantized
M3_unit	dataEnd	5	Stores the last index of the bitstream in bitstream_buff
M3_unit	multiWriteInput	3	Stores the 3 bit number to be written 2 <sup>nd</sup> (header 00) or the number of zeros left to write (header 11)
M3_unit	DPRAM4_buffer	16	Store the decoded M3 DPRAM read value to be combined with another
M3_unit	counters	5-6	Store the address of the DPRAMs and SRAM read and write locations

Latency Analysis: The worst-case scenario for milestone 3 clock cycles is when a new SRAM address is read as often as possible. By only decoding 9-bit values at total of 13 bits must be shifted per value decoded. Since reading SRAM data gains 16 bits of the bitstream, the worst-case scenario would involve 5 SRAM reads for 6 values decoded. Reading from the SRAM (and decoding and writing to memory) takes 3 cc and only decoding a single value takes 1 cc. Assuming all 64 values are 9 bit numbers, a total of  $\text{ceil}(64 \cdot 5/6) = 54$  values would take 3 cc. The remaining 10 values would take 1 cc to decode. Overall, the number of cc for decoding 64 values would be  $54 \cdot 3 + 10 = 172$  cc. Accounting for the lead in would make it 176 cc.

### Resource Usage and Critical Path

According to the compilation report, the resource usage is as follows: 5312 logic elements and 2082 registers. In contrast to Lab 5, these values are much higher which makes sense due to the much more extensive scope of the project. Throughout the project, various unused registers were marked, moreover, many bit widths of various registers, especially counters, could have been reduced to make use of the bit width overflow. Making these changes would have improved our resource usage in terms of logic elements and register usage. According to the timing analyzer the worst-case path starts in the milestone 2 during a state change and ends at the computed T value accumulator in the compute T state. This makes sense because the T accumulator is essentially adding up three 64-bit values which are the partial products of the computed T value and is also shifting them. The starting point of this critical path is any state change into another state that contains the compute T module.

### Weekly Activity and Progress

Week	Progress	Contributions
1	We planned out the project timeline and began conceptualizing a state table for milestone 1.	Reading through the project document and understanding the workflow
2	We started working on the state table and began finalizing it.	Both group members worked together on the state table and finalized it.
3	In week 3, the coding process for implementing the milestone 1 table began. The state table was checked with a TA before coding began.	Both group members worked on the coding process together.
4	In week 4, milestone 1 was working after debugging, and the various state tables for milestone 2 were developed and the coding development of milestone 2 began.	Ali: Finalize state table and code for compute S. Work on the other states. Daniel: Finalize state table and code write S. Work on the other states.
5	Lastly, in week 5 we had our logic for milestone 2 checked by the professor and completed it in the middle of the week and started and finished developing milestone 3 to complete the project	Ali: Debug and integrate milestone 3. Daniel: Code the main logic of milestone 3 and integrate it.

### Conclusion

The digital systems design project was a profound learning experience that highlighted the importance of integrating theoretical knowledge with practical applications. Through milestones such as upsampling, inverse discrete cosine transformation, and lossless decoding, we gained valuable insight into hardware implementation, finite state machine design, and efficient use of resources. The hands-on approach with the FPGA board reinforced understanding of image processing and data management. Collaborating on complex problems, analyzing clock cycle utilization, and optimizing system performance were key skills gained through the rigorous work done to complete the project.

### Reference:

- N. Nicolici, J. Thong, and A. Kinsman, "COE3DQ5 Project Description 2024: Hardware Implementation of an Image Decompressor," McMaster University, 2024. [Online]. Available: 3dq5-2024-project-description.pdf.