

worst cose delay for 91:

to1: we start with a0.0, b0.1, e0.1, g0.1, we have inverter in front of all (we should go down from all), so it has 5ms delay, but ell in this 5ms has connected the mos grate (it wants 4ms) and then 60 connects another nows and then we have 4+42 8ns ,50 the inverter of all is not counted in delay, we have another nmos 50 - 8 & 4 = 12 and we have inverter to go to k1 -5 12+5=17, in this time go done its job and so we have to Z for pros (7ns) or too for inmos (4ns) infront of K1. - 17+7224 and then another inserter- 24+5,291 tol: we start from all. 1, bl. 0, el. 0, gozo, like last one we don't need al's inverter delay so we have three nmos that should go to 2 = 3,3,15ns and one inverter tol =15+7,22 and go done its job in this time and we have tel for pmos (5ns) or to 2 for nmos (5ns) in front of K1_922+5,27 and at last we have inverter tol - 27+7234

Summary:

e1 - to1=24

Lo to0:24

=>BCS circuit worst case delay to1:29

Loto0:34

g1-201229 Leto0234