 Proficient in RTL design with Verilog  
. Skilled or willing to learn HLS(High Level Synthesis)