# Cost-Optimized Portfolio Product Tables and Product Selection Guide





























## Zynq® UltraScale+™ MPSoCs

	Device Name <sup>(1)</sup>	ZU1CG/EG	ZU2CG/EG	ZU3CG/EG	ZU4CG/EG	ZU5CG/EG	ZU6CG/EG	ZU7CG/EG	ZU9CG/EG
Application	Processor Core					tex®-A53 MPCore™	•		
Processor Unit	Memory w/ECC			L1 Cache 32KB	I / D per core, L2 C	ache 1MB, on-chip N	Memory 256KB		
Real-Time	Processor Core					5F MPCore up to 53			
E Processor Unit	Memory w/ECC			L1 Cache 32KB I	/ D per core, Tight	ly Coupled Memory	128KB per core		
External Memory	Dynamic Memory Interface			x16: DDR4 w/o ECC	C; x32/x64: DDR4, L	PDDR4, DDR3, DDR3	BL, LPDDR3 w/ ECC		
Laternal Memory	Static Memory Interfaces				NAND, 2x	Quad-SPI			
្តេ Connectivity	High-Speed Connectivity			PCle® Gen2 x4, 2x U	ISB3.0, SATA 3.1, Di	splayPort, 4x Tri-mo	de Gigabit Ethernet	t	
Connectivity	General Connectivity			2xUSB 2.0, 2x SD/S	SDIO, 2x UART, 2x (	CAN 2.0B, 2x I2C, 2	SPI, 4x 32b GPIO		
Integrated Block	Power Management			ſ	Full / Low / PL / Bat	tery Power Domains	i		
Functionality	Security				RSA, AES	, and SHA			
difficultionality	AMS - System Monitor			10-bit	, 1MSPS – Tempera	ture and Voltage M	onitor		
PS to PL Interface					12	x 32/64/128b AXI P	orts		
Programmable	System Logic Cells (K)	81	103	154	192	256	469	504	600
Functionality	CLB Flip-Flops (K)	74	94	141	176	234	429	461	548
FullCtionality	CLB LUTs (K)	37	47	71	88	117	215	230	274
	Max. Distributed RAM (Mb)	1.0	1.2	1.8	2.6	3.5	6.9	6.2	8.8
<b>d</b> Memory	Total Block RAM (Mb)	3.8	5.3	7.6	4.5	5.1	25.1	11.0	32.1
Sic (	UltraRAM (Mb)	-	-	-	13.5	18.0	-	27.0	-
Clocking	Clock Management Tiles (CMTs)	3	3	3	4	4	4	8	4
ole	DSP Slices	216	240	360	728	1,248	1,973	1,728	2,520
nak	PCI Express® Gen 3x16	-	-	-	2	2	-	2	-
Integrated IP	150G Interlaken	-	-	-	-	-	-	-	-
gra	100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	-
Pro	AMS - System Monitor	1	1	1	1	1	1	1	1
Transcoivers	GTH 16.3Gb/s Transceivers	-	-	-	16	16	24	24	24
Transceivers	GTY 32.75Gb/s Transceivers	-	-	-	-	-	-	-	-
Chood Chodos	Extended <sup>(2)</sup>				-1 -2	2 -2L			
Speed Grades	Industrial				-1 -:	LL -2			

lotes:



<sup>1.</sup> For full part number details, see the Ordering Information section in <u>DS891</u>, Zynq UltraScale+ MPSoC Overview.

<sup>2.-2</sup>LE (Tj = 0°C to 110°C). For more details, see the Ordering Information section in DS891, Zynq UltraScale+ MPSoC Overview.

# Zynq® UltraScale+™ MPSoCs

PS I/Os<sup>(1)</sup>, 3.3V High-Density (HD) I/O, 1.8V High-Performance (HP) I/Os PS-GTR 6Gb/s, GTH 16.3Gb/s, GTY 32.75Gb/s

Pkg Footprint <sup>(2,3)</sup>	Dimensions (mm)	Ball Pitch (mm)	ZU1	ZU2	ZU3	ZU4	ZU5	ZU6	ZU7	ZU9	ZU11	ZU15	ZU17	ZU19	
A484	19x19	0.8	170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0										
A494	9.5x15	0.5	170, 24, 58 4, 0, 0												
A530	9.5x16	0.5		170, 24, 58 4, 0, 0	170, 24, 58 4, 0, 0										
A625	21x21	0.8	170, 24, 156 4, 0, 0	170, 24, 156 4, 0, 0	170, 24, 156 4, 0, 0										
C784 <sup>(4)</sup>	23x23	0.8	214, 24, 156, 4, 0, 0	214, 96, 156 4, 0, 0	214, 96, 156 4, 0, 0	214, 96, 156 4, 4, 0	214, 96, 156 4, 4, 0								
В900	31x31	1.0				214, 48, 156 4, 16, 0	214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0						
C900	31x31	1.0						214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0		214, 48, 156 4, 16, 0			
B1156	35x35	1.0						214, 120, 208 4, 24, 0		214, 120, 208 4, 24, 0		214, 120, 208 4, 24, 0			
C1156	35x35	1.0							214, 48, 312 4, 20, 0		214, 48, 312 4, 20, 0				Not 1.
B1517	40x40	1.0									214, 72, 416 4, 16, 0		214, 72, 572 4, 16, 0	214, 72, 572 4, 16, 0	2.
F1517	40x40	1.0							214, 48, 416 4, 24, 0		214, 48, 416 4, 32, 0				:
C1760	42.5x42.5	1.0									214, 96, 416 4, 32, 16		214, 96, 416 4, 32, 16	214, 96, 416 4, 32, 16	3. se se
D1760	42.5x42.5	1.0											214, 48, 260 4, 44, 28	214, 48, 260 4, 44, 28	4.
E1924	45x45	1.0											214, 96, 572 4, 44, 0	214, 96, 572 4, 44, 0	

#### lotes:

- PS I/O is a combination of PS MIO and PS DDRIO.
- Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other UltraScale devices with the same sequence.
- For full part number details, see the Ordering Information section in <u>DS891</u>, Zynq UltraScale+ MPSoC Overview.
- GTH transceivers in the C784 package support data rates up to 12.5Gb/s.



# Zynq®-7000 SoC Family

				Cost-Optimi	zed Devices				Mid-Ran	ge Devices		
	Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
	Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100	
			Single-Core			Dual-Core			Dua	I-Core	_	
	Processor Core	Arm <sup>®</sup>	Cortex®A9 MPC	Core™	Arn	n Cortex-A9 MP	Core			x-A9 MPCore		
			Up to 766MHz			Up to 866MHz				1GHz <sup>(1)</sup>		
(Sc	Processor Extensions			NI	EON™ SIMD En	gine and Single,	/Double Precision	n Floating Point Uni	it per processor			
n (F	L1 Cache					32KB Instru	ction, 32KB Data	per processor				
ter	L2 Cache						512KB					
Sys	On-Chip Memory						256KB					
gu	External Memory Support <sup>(2)</sup>					DDR3	3, DDR3L, DDR2, I	PDDR2				
SSi	External Static Memory Support <sup>(2)</sup>					2x	Quad-SPI, NAND,	NOR				
Processing System (PS)	DMA Channels					8	3 (4 dedicated to	PL)				
Pr	Peripherals							x SPI, 4x 32b GPIO				
	Peripherals w/ built-in DMA <sup>(2)</sup>				2x US	B 2.0 (OTG), 2x	Tri-mode Gigabi	t Ethernet, 2x SD/S	DIO			
	Security <sup>(3)</sup>						cation of First Sta	•				
	Security		AES and SHA 256b Decryption and Authentication for Secure Boot  2x AXI 32b Master, 2x AXI 32b Slave									
	Processing System to		2x AXI 32b Master, 2x AXI 32b Slave 4x AXI 64b/32b Memory									
	Programmable Logic Interface Ports		4x AXI 64b/32b Memory									
	(Primary Interfaces & Interrupts Only)		AXI 64b ACP									
							16 Interrupts					
	7 Series PL Equivalent	Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7	
	Logic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	444K	
۲)	Look-Up Tables (LUTs)	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400	
с (F	Flip-Flops	28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800	
ogi	Total Block RAM	1.8Mb	2.5Mb	3.8Mb	2.1Mb	3.3Mb	4.9Mb (140)	9.3Mb	17.6Mb	19.2Mb	26.5Mb	
e L	(# 36Kb Blocks)	(50)	(72)	(107)	(60)	(95)		(265)	(500)	(545)	(755)	
abl	DSP Slices	66	120	170	80	160	220	400	900	900	2,020	
шu	PCI Express®									Gen2 x8		
rar	Analog Mixed Signal (AMS) / XADC <sup>(2)</sup>		2x 12 bit, MSPS ADCs with up to 17									
Programmable Logic (PL)	Security <sup>(3)</sup>											
Ф	Commercial							-1				
	Speed Grades Extended									-2		
	Industrial		-1, -2			-1, -2, -1L			-1, -2, -2L		-1, -2, -2L	
١	lotes:											

<sup>1. 1</sup> GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. Please see the data sheet for more details.

<sup>2.</sup> Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details.

<sup>3.</sup> Security block is shared by the Processing System and the Programmable Logic.

# **Zynq®-7000 SoC Family**HR I/O, HP I/O, PS I/O, and Transceivers (GTP or GTX)

					Cost-Optim	ized Devices				Mid-Rang	ge Devices	
		Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
Package	Dimensions	Ball Pitch				, HP I/O					, HP I/O	
Footprint	(mm) <sup>(1)</sup>	(mm)			PS I/O <sup>(2)</sup> , GTF	Transceivers				PS I/O <sup>(2)</sup> , GT	Transceivers	
CLG225	13x13	0.8	54, 0 84 <sup>(3)</sup> , 0			54, 0 84 <sup>(3)</sup> , 0						
CLG400	17x17	0.8	100, 0 128, 0		125, 0 128, 0	100, 0 128, 0		125, 0 128, 0				
CLG484	19x19	0.8			200, 0 128, 0			200, 0 128, 0				
CLG485 <sup>(4)</sup>	19x19	0.8		150, 0 128, 4			150, 0 128, 4					
SBG485 <sup>(4)</sup>	19x19	0.8							50, 100 128, 4			
FBG484	23x23	1.0							100, 63 128, 4			
FBG676 <sup>(1)</sup>	27x27	1.0							100, 150 128, 4	100, 150 128, 8	100, 150 128, 8	
FFG676 <sup>(1)</sup>	27x27	1.0							100, 150 128, 4	100, 150 128, 8	100, 150 128, 8	
FFG900	31x31	1.0								212, 150 128, 16	212, 150 128, 16	212, 150 128, 16
FFG1156	35x35	1.0										250, 150 128, 16

#### Notes:



<sup>1.</sup> Devices in the same package are footprint compatible. FBG676 and FFG676 are also footprint compatible.

<sup>2.</sup> PS I/O count does not include dedicated DDR calibration pins.

<sup>3.</sup> PS DDR and PS MIO pin count is limited by package size. See <u>DS190</u>, Zynq-7000 SoC Overview for details.

CLG485 and SBG485 are pin-to-pin compatible. See product data sheets and user guides for more details.
 See <u>DS190</u>, Zynq-7000 SoC Overview for package details.

### **Artix® UltraScale+™ FPGAs**

		Device Name	AU10P	AU15P	AU20P	AU25P
	Syster	n Logic Cells (K)	96	170	238	308
	CI	LB Flip-Flops (K)	88	156	218	282
		CLB LUTs (K)	44	78	109	141
	Max.	Dist. RAM (Mb)	1.0	2.5	3.2	4.7
	Total B	Block RAM (Mb)	3.5	5.1	7.0	10.5
	36K Blo	ock RAM Blocks	100	144	200	300
		UltraRAM (Mb)	-	-	-	-
C	lock Manageme	ent Tiles (CMTs)	3	3	3	4
		DSP Slices	400	576	900	1,200
	PCI	e® Gen3 / Gen4	PCIe Gen 4	PCIe Gen 4	PCle Gen 3	PCIe Gen 3
	AMS - S	System Monitor	1	1	1	1
	Max. Single	-Ended HD I/Os	72	72	72	96
		e-Ended HP I/Os		156	156	208
		s Transceivers <sup>(1)</sup>		12	_	_
	GTY 16.3Gb/s	s Transceivers <sup>(1)</sup>	-	-	12	12
		Extended		-1	-2	
		Industrial		-1 -2	? -1L	
Footprint <sup>(2,3)</sup>	Dim. (mm)	Ball Pitch (mm)		HD I/O, HP I/	′O, GTH, GTY	
A368	11.5x9.5	0.5	24, 104, 8, 0	24, 104, 8, 0		
B484	19x19	0.8	48, 156, 12, 0	48, 156, 12, 0		
B784	23x23	0.8			72, 156, 0, 12	96, 208, 0, 12
B676	27x27	1.0	72, 156, 12, 0	72, 156, 12, 0	72, 156, 0, 12	72, 208, 0, 12

<sup>1.</sup> GTH and GTY transceiver line rates are package limited: SFVB784, SBVB484, and UBVA368 to 12.5Gb/s.12.5Gb/s operation in UBVA368 package is pending characterization.



<sup>2.</sup> For full part number details, see <u>DS890</u>, *UltraScale Architecture and Product Overview*.

<sup>3.</sup> Consult <u>UG583</u>, *UltraScale Architecture PCB Design User Guide* for specific migration details.

### **Artix-7 FPGAs**

Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth (1.0V, 0.95V, 0.9V)

XC7A15T

			Logic Cells	12,800	16,640	23,360	33,280	52,160	75,520	101,440	215,360
Logic Resources			Slices	2,000	2,600	3,650	5,200	8,150	11,800	15,850	33,650
Nesources			CLB Flip-Flops	16,000	20,800	29,200	41,600	65,200	94,400	126,800	269,200
		Maximum Distribu	ited RAM (Kb)	171	200	313	400	600	892	1,188	2,888
Memory Resources	Block	RAM/FIFO w/ ECC	(36 Kb each)	20	25	45	50	75	105	135	365
Nesources		Total Bl	ock RAM (Kb)	720	900	1,620	1,800	2,700	3,780	4,860	13,140
Clock Resources		CMTs (1 M	MCM + 1 PLL)	3	5	3	5	5	6	6	10
I/O Dosouroos		Maximum Sin	gle-Ended I/O	150	250	150	250	250	300	300	500
I/O Resources		Maximum Differe	ntial I/O Pairs	72	120	72	120	120	144	144	240
			DSP Slices	40	45	80	90	120	180	240	740
Embedded			PCle® Gen2 <sup>(1)</sup>	1	1	1	1	1	1	1	1
Hard IP	Ar	alog Mixed Signal	(AMS) / XADC	1	1	1	1	1	1	1	1
Resources	C	onfiguration AES /	HMAC Blocks	1	1	1	1	1	1	1	1
	GTP Tra	ansceivers (6.6 Gb/	s Max Rate) <sup>(2)</sup>	2	4	4	4	4	8	8	16
		Comme	rcial Temp (C)	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades		Exten	ided Temp (E)	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
		Indu	strial Temp (I)	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L
	Package <sup>(3), (4)</sup>	Dimensions (mm)	Ball Pitch (mm)				Available User I/O	9: 3.3V SelectIO™ HR I/C	(GTP Transceivers)		
	CPG236	10 x 10	0.5		106 (2)		106 (2)	106 (2)			
	CPG238	10 x 10	0.5	112 (2)		112 (2)					
	CSC22A	1E v 1E	0.0		210 (0)		210 (0)	210 (0)	210 (0)	210 (0)	

XC7A25T

XC7A35T

XC7A50T

XC7A75T

XC7A100T

XC7A200T

	CPG236	10 x 10	0.5		106 (2)		106 (2)	106 (2)			
	CPG238	10 x 10	0.5	112 (2)		112 (2)					
	CSG324	15 x 15	0.8		210 (0)		210 (0)	210 (0)	210 (0)	210 (0)	
	CSG325	15 x 15	0.8	150 (2)	150 (4)	150 (4)	150 (4)	150 (4)			
	FTG256	17 x 17	1.0		170 (0)		170 (0)	170 (0)	170 (0)	170 (0)	
	SBG484	19 x 19	0.8								285 (4)
Footprint	FGG484 <sup>(5)</sup>	23 x 23	1.0		250 (4)		250 (4)	250 (4)	285 (4)	285 (4)	
Compatible	FBG484 <sup>(5)</sup>	23 x 23	1.0								285 (4)
Footprint	FGG676 <sup>(6)</sup>	27 x 27	1.0						300 (8)	300 (8)	
Compatible	FBG676 <sup>(6)</sup>	27 x 27	1.0								400 (8)
	FFG1156	35 x 35	1.0								500 (16)

#### Notes:

- 1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.
- 2. Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.

Part Number

XC7A12T

- 3. Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for package details.
- 4. Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.
- 5. Devices in FGG484 and FBG484 are footprint compatible.
- 6. Devices in FGG676 and FBG676 are footprint compatible.



## **Spartan-7 FPGAs**

Davit Nivershau	(1.0 <i>V</i> , 0.55 <i>V</i> )	V6764F	V6762F	V67650
	(1.0V, 0.95V)			
	I/O Optimization at t	the Lowest Cost and I	Highest Performance	-per-Watt

			Part Number	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100
			Logic Cells	6,000	12,800	23,360	52,160	76,800	102,400
Logic Resources			Slices	938	2,000	3,650	8,150	12,000	16,000
			CLB Flip-Flops	7,500	16,000	29,200	65,200	96,000	128,000
	ſ	Max. Distrib	outed RAM (Kb)	70	150	313	600	832	1,100
Memory Resources	Block RAM	I/FIFO w/ E0	CC (36 Kb each)	5	10	45	75	90	120
		Total	Block RAM (Kb)	180	360	1,620	2,700	3,240	4,320
Clock Resources	Clock Mgr	mt Tiles (1 N	MMCM + 1 PLL)	2	2	3	5	8	8
I/O Pasaureas	ſ	Max. Single-	Ended I/O Pins	100	100	150	250	400	400
I/O Resources		Max. Differ	ential I/O Pairs	48	48	72	120	192	192
			DSP Slices	10	20	80	120	140	160
Embedded Hard IP Resources	Analog N	Mixed Signa	I (AMS) / XADC	0	0	1	1	1	1
	Configu	uration AES	/ HMAC Blocks	0	0	1	1	1	1
		Comm	ercial Temp (C)	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2
Speed Grades		Ind	ustrial Temp (I)	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L
		Expa	nded Temp (Q)	-1	-1	-1	-1	-1	-1
	В	ody Area	Ball Pitch						
	Package <sup>(1)</sup>	(mm)	(mm)			Available User I/O	3.3V SelectIO™ HR I/O		
	CPGA196	8x8	0.5	100	100				

	Body Area	Ball Pitch						
Package <sup>(1)</sup>	(mm)	(mm)			Available User I/O:	3.3V SelectIO™ HR I/O		
CPGA196	8x8	0.5	100	100				
CSGA225	13x13	0.8	100	100	150			
CSGA324	15x15	0.8			150	210		
FTGB196	15x15	1.0	100	100	100	100		
FGGA484	23x23	1.0				250	338	338
FGGA676	27x27	1.0					400	400

Notes:



<sup>1.</sup> Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other Spartan-7 devices with the same sequence. The footprint compatible devices within this family are outlined.

### **Spartan-6 FPGAs**

### Spartan®-6 LX FPGAs

I/O Optimization at the Lowest Cost

(1.2V, 1.0V)

### Spartan-6 LXT FPGAs

I/O Optimization at the Lowest-Cost with Serial Connectivity (1.2V)

<u>1</u>	(1.20, 1.00)												
Part Number	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
Slices <sup>(1)</sup>	600	1,430	2,278	3,758	6,822	11,662	15,822	23,038	3,758	6,822	11,662	15,822	23,038
Logic Cells <sup>(2)</sup>	3,840	9,152	14,579	24,051	43,661	74,637	101,261	147,443	24,051	43,661	74,637	101,261	147,443
CLB Flip-Flops	4,800	11,440	18,224	30,064	54,576	93,296	126,576	184,304	30,064	54,576	93,296	126,576	184,304
Max. Distributed RAM (Kb)	75	90	136	229	401	692	976	1,355	229	401	692	976	1,355
Block RAM (18Kb each)	12	32	32	52	116	172	268	268	52	116	172	268	268
Total Block RAM (Kb) <sup>(3)</sup>	216	576	576	936	2,088	3,096	4,824	4,824	936	2,088	3,096	4,824	4,824
Clock Mgmt Tiles (CMT)(4)	2	2	2	2	4	6	6	6	2	4	6	6	6
Max. Single-Ended I/O Pins	132	200	232	266	358	408	480	576	250	296	348	498	540
Max. Differential I/O Pairs	66	100	116	133	179	204	240	288	125	148	174	249	270
DSP48A1 Slices <sup>(5)</sup>	8	16	32	38	58	132	180	180	38	58	132	180	180
Endpoint Block for PCIe®	_	_	_	_	_	_	_	_	1	1	1	1	1
Memory Controller Blocks	0	2	2	2	2	4	4	4	2	2	4	4	4
GTP Low-Power Transceivers	_	_	_	_	_	_	_	_	2	4	8	8	8
Commercial Speed Grade(10)	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N										
Industrial Speed Grade(10)	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N										
Configuration Memory (Mb)	2.7	2.7	3.7	6.4	11.9	19.6	26.5	33.8	6.4	11.9	19.6	26.5	33.8
Ball								_					

	Body	Pitch					Maximum II	ser I/O: Selection	O™ Interface P	ins (GTP Transc	eivers)(6)				
Package	Area (mm)						Waxiiii C	ser i, sereeti	o interruce i	1113 (011 1141130	ervers,				
CPG196 <sup>(7)</sup>	8 x 8	0.5	106	106	106										
TQG144 <sup>(7)</sup>	20 x 20	0.5	102	102											
CSG225 <sup>(8)</sup>	13 x 13	0.8	132	160	160										
CSG324	15 x 15	0.8		200	232	226	218				190 (2)	190 (4)			
CSG484 <sup>(9)</sup>	19 x 19	0.8					320	328	338	338		296 (4)	292 (4)	296 (4)	296 (4)
FT(G)256	17 x 17	1.0		186	186	186									
FG(G)484 <sup>(9)</sup>	23 x 23	1.0				266	316	280	326	338	250 (2)	296 (4)	268 (4)	296 (4)	296 (4)
FG(G)676	27 x 27	1.0					358	408	480	498			348 (8)	376 (8)	396 (8)
FG(G)900	31 x 31	1.0								576				498 (8)	540 (8)

#### Notos:

- 1. Each slice contains four LUTs and eight flip-flops.
- 2. Spartan-6 FPGA logic cell ratings reflect the increased logic capacity offered by the 6-input LUT architecture.
- 3. Block RAM are fundamentally 18Kb in size. Each block can also be used as two independent 9 Kb blocks.
- 4. Each CMT contains two DCMs and one PLL.
- 5. Each DSP48A1 slice contains an 18x18 multiplier, an adder, and an accumulator.
- 6. The LX device pinouts are not compatible with the LXT device pinouts.
- CPG196 and TQG144 do not have memory controller support. -3N is not available for these packages.
- CSG225 has X8 memory controller support in the LX9 and LX16 devices. There is no memory controller in the LX4 devices
- 9. Devices in the FG(G)484 and CSG484 packages have support for two memory controllers.
- 10. Devices with -3N speed grade do not support MCB functionality.



### **CoolRunner-II CPLDs**

High performance and ultra-low power consumption in a single-chip, instant-on programmable device (1.8V)

		Part Number	XC2C32A	XC2C64A	XC2C128	XC2C256	XC2C384	XC2C512
Logic		System Gates	750	1,500	3,000	6,000	9,000	12,000
Resources		Macrocells	32	64	128	256	384	512
Nesources		Product Terms Per Macrocell	56	56	56	56	56	56
Clock		Global Clocks	3	3	3	3	3	3
Resources	Product Te	erm Clocks Per Function Block	16	16	16	16	16	16
		Maximum I/O	33	64	100	184	240	270
I/O Resources		Input Voltage Compatible			1.5 / 1.8 /	/ 2.5 / 3.3		
		Output Voltage Compatible			1.5 / 1.8 /	/ 2.5 / 3.3		
		lin. Pin-to-Pin Logic Delay (ns)	3.8	4.6	5.7	5.7	7.1	7.1
Speed Grades	•	d Grades (Fastest to Slowest)	-4, -6	-5, -7	-6, -7	-6, -7	-7, -10	-7, -10
		d Grades (Fastest to Slowest)	-6	-7	-7	-7	-10	-7 <sup>(1)</sup> , -10
	Package <sup>(3), (4)</sup>	Area (mm)			Maximum	User I/Os		
	QFN Packages (QF): Quad, f	lat, no-lead (0.5mm lead spacing)						
	QFG32 <sup>(4)</sup>	5 x 5	21					
	QFG48 <sup>(4)</sup>	7 x 7		37				
	VQFP Packages (VQ): Very t	hin QFP (VQ44: 0.8mm lead spacii	ng, VQ100: 0.5mm le	ad spacing)				
	VQG44	12 x 12	33	33				
	VQG100	16 x 16		64	80	80		
	Chip Scale Packages (CP): W	/ire-bond, chip-scale, BGA (0.5mm	ball spacing)					
	CPG56	6 x 6	33	45				
	CPG132	8 x 8			100	106		
	TQFP Packages (TQ): Thin Q							
	TQG100	16 x 16						
	TQG144	22 x 22			100	118	118	
		oond, plastic, QFP (0.5 mm lead sp	acing)					
	PQG208	30.6 x 30.6 mm				173	173	173
		oond, fine-pitch, thin BGA (1.0 mm	ball spacing)					
	FTG256	17 x 17 mm				184	212	212
		oond, fine-pitch, BGA (1.0 mm ball	spacing)					
	FGG324	23 x 23 mm					240	270

#### Notes



<sup>1. -7</sup> speed grade is only available in FT(G)256 package.

<sup>2.</sup> All packages are available in Pb-Free and RoHS6 compliant versions.

<sup>3.</sup> Area dimensions for lead-frame product are inclusive of the leads.

<sup>4.</sup> Only available in RoHS6 compliant and Halogen-free packages.

# Zynq® UltraScale+™ MPSoC Speed Grades

								_						De	vice	Nam	e <sup>(1)</sup>						-	
	Speed Grade	Ζl	J1	Ζl	J2	Zι	J3		ZU4			ZU5		ZL	J6		ZU7		Ζl	J9	ZU11	ZU15	ZU17	ZU19
	Speed Grade	CG	EG	CG	EG	CG	EG	CG	EG	EV	CG	EG	EV	CG	EG	CG	EG	EV	CG	EG	EG	EG	EG	EG
G:	-1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ded <sup>(2</sup>	-2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Extended <sup>(2)</sup>	-2L	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ш	-3	_	_	_	_	_	_	_	•	•	_	•	•	_	•	_	•	•	_	•	•	•	•	•
ial	-1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Industrial	-1L	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Inc	-2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

#### Notes:

1. For full part number details, see the Ordering Information section in <u>DS891</u>, *Zynq UltraScale+ MPSoC Overview*.

2.-2LE (Tj = 0°C to 110°C). For more details, see the Ordering Information section in <u>DS891</u>, *Zynq UltraScale+ MPSoC Overview*.

:: available- :: not offered



# **Zynq®-7000 Family Speed Grades**

### Device Name<sup>(1)</sup>

	Speed Grade	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
С	-1	•	•	•	•	•	•	•	•	•	•
Е	-2	•	•	•	•	•	•	•	•	•	•
	-3	-	-	-	•	•	•	•	•	•	_
	-1	•	•	•	•	•	•	•	•	•	•
	-2	•	•	•	•	•	•	•	•	•	•
'	-1L	_	_	_	•	•	•	_	_	_	_
	-2L	_	_	_	_	_	_	•	•	•	•

#### Notes

1. For full part number details, see the Ordering Information section in DS190, Zyng®-7000 SoC Overview.

- Available
- Not offered

C = Commercial (Tj = 0°C to +85°C)  
E = Extended (Tj = 0°C to +100°C)  
I = Industrial (Tj = 
$$-40$$
°C to +100°C)



# Artix® UltraScale+™ FPGA Speed Grades

### Device Name<sup>(1)</sup>

	Speed Grade	AU10P	AU15P	AU20P	AU25P
papu	-1	•	•	•	•
Extended	-2	•	•	•	•
	-1	•	•	•	•
Industrial	-1L	•	•	•	•
드	-2	•	•	•	•

#### Motoc

1. For full part number details, see the Ordering Information section in DS890, UltraScale Architecture and Product Overview.

• :: available

- :: not offered



# **Artix-7 FPGA Speed Grades**

### Device Name<sup>(1)</sup>

	Speed Grade	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
6	-1	•	•	•	•	•	•	•	•
С	-2	•	•	•	•	•	•	•	•
E	-2L	•	•	•	•	•	•	•	•
	-3	•	•	•	•	•	•	•	•
	-1	•	•	•	•	•	•	•	•
-1	-1L	•	•	•	•	•	•	•	•
	-2	•	•	•	•	•	•	•	•

#### Notes

1. For full part number details, see the Ordering Information section in <u>DS180</u>, 7 Series FPGAs Overview.

- Available
- Not offered

C = Commercial (Tj = 0°C to +85°C)  
E = Extended (Tj = 0°C to +100°C)  
I = Industrial (Tj = 
$$-40$$
°C to +100°C)

## **Spartan-7 FPGA Speed Grades**

### Device Name<sup>(1)</sup>

	Speed Grade	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100
С	-1	•	•	•	•	•	•
	-2	•	•	•	•	•	•
	-1	•	•	•	•	•	•
1	-2	•	•	•	•	•	•
	-1L	•	•	•	•	•	•
Q	-1	•	•	•	•	•	•

#### Notes

1. For full part number details, see the Ordering Information section in DS180, 7 Series FPGAs Overview.

C = Commercial (Tj =  $0^{\circ}$ C to  $+85^{\circ}$ C) I = Industrial (Tj =  $-40^{\circ}$ C to  $+100^{\circ}$ C)

- Available
- Not offered

Q = Expanded (Tj =  $-40^{\circ}$ C to 125°C)

## **Spartan-6 FPGA Speed Grades**

### Device Name<sup>(1)</sup>

	Speed Grade	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
	-1L	•	•	•	•	•	•	•	•	_	-	_	_	_
_	-2	•	•	•	•	•	•	•	•	•	•	•	•	•
C	-3	•	•	•	•	•	•	•	•	•	•	•	•	•
	-3N	•	•	•	•	•	•	•	•	•	•	•	•	•
	-1L	•	•	•	•	•	•	•	•	_	_	_	_	_
	-2	•	•	•	•	•	•	•	•	•	•	•	•	•
'	-3	•	•	•	•	•	•	•	•	•	•	•	•	•
	-3N	•	•	•	•	•	•	•	•	•	•	•	•	•

#### Notes:

1. For full part number details, see the Ordering Information section in <u>DS160</u>, *Spartan-6 Family Overview*.


- Available
- Not offered

C = Commercial (Tj =  $0^{\circ}$ C to +85°C) I = Industrial (Tj =  $-40^{\circ}$ C to +100°C)



# Zynq® UltraScale+™ MPSoC Ordering Information






Note: -L2E (Tj = 0°C to +110°C). Refer to <u>DS891</u>, Zynq UltraScale+ MPSoC Overview for additional information.



# **UltraScale+ Device Ordering Information**




#### Notes:

1. For more details on 110°C operation, see the Ordering Information section in <u>DS890</u>, *UltraScale Architecture and Product Overview* 

For valid part/package combinations, go to DS890, UltraScale Architecture and Product Overview: Device-Package Combinations and Maximum I/Os Tables



# **Device Ordering Information**



-L1 is the ordering code for the lower power, -1L speed grade.

-L2 is the ordering code for the lower power, -2L speed grade.

C = Commercial (Tj = 0°C to +85°C) E = Extended (Tj = 0°C to +100°C) I = Industrial (Tj = -40°C to +100°C) Q = Expanded (Tj = -40°C to +125°C)

-2 = Mid

functionality

-3 = Highest -N3 = No MCB

FG: Wire-bond (1mm)

TQ: Quad Flat Pack (.5mm) CS: Wire-bond (.8mm) FT: Wire-bond (1mm)

(C, I)

Important: Verify all data in this document with the device data sheets found at www.xilinx.com



# **CPLD Device Ordering Information**



XC2C128

Device

-4

Speed Grade -4 thru -10 (Fastest to Slowest) TQ

Package Type

QFN Packages (QF): Quad, flat, no-lead (0.5mm lead spacing)

VQFP Packages (VQ): Very thin QFP (VQ44: 0.8mm lead spacing, VQ100: 0.5mm lead spacing)

Chip Scale Packages (CP): Wire-bond, chip-scale, BGA (0.5mm ball spacing)

TQFP Packages (TQ): Thin QFP (0.5mm lead spacing)

FBGA Packages (FG): Wire-bond, fine-pitch, BGA (1.0mm ball spacing) FBGA Packages (FT): Wire-bond, fine-pitch, thin BGA (1.0mm ball spacing) G

Pb-Free

144

Pin Count C

Temperature Grade

(C, I)

Notes:

C = Commercial ( $T_A = 0$ °C to +70°C) I = Industrial ( $T_A = -40$ °C to +85°C)

Important: Verify all data in this document with the device data sheets found at www.xilinx.com



### **Zynq®-7000 Device Footprint Compatibility** HR I/O, PS I/O, and GTP Transceivers

13mm-35mm



Z-7100

1111170	, 1 3 1, 0,	ana on	manscerv	CIS					
PCB Footprint Dimensions (mm)	13x13	17x17	19x19	19x19	23x23	27x27	27x27	31x31	35x35
Unique Footprint	CLG225	CLG400	CLG484	CLG485	FBG484	FBG676	FFG676	FFG900	FFG1156
Z-7007S	54, 84, 0	100, 128, 0							
Z-7012S				150, 128, 4					
Z-7014S		125, 128, 0	200, 128, 0						
Z-7010	54, 84, 0	100, 128, 0							
Z-7015				150, 128, 4					
Z-7020		125, 128, 0	200, 128, 0						
	evices (provide O, PS I/O, GTX	ed for reference) Transceivers							
Z-7030				50, 100, 128, 4	100, 63, 128, 4	100, 150, 128, 4	100, 150, 128, 4		
Z-7035						100, 150, 128, 8	100, 150, 128, 8	212, 150, 128, 16	
Z-7045						100, 150, 128, 8	100, 150, 128, 8	212, 150, 128, 16	

The footprint compatibility range is indicated by shading per column.



212, 150, 128, 16 250, 150, 128, 16

	Artix® UltraScale+ Device Footprint Compatibility HD I/O, HP I/O, GTH, GTY  11.5mm-27mm									
PCB Footprint Dimensions (mm)	11.5x9.5	19x19	23x23	27x27						
Unique Footprint	UBVA368	SBVB484	SFVB784	FFVB676						
XCAU10P	48, 104, 8, 0	48, 156, 12, 0		72, 156, 12, 0						
XCAU15P	48, 104, 8, 0	48, 156, 12, 0		72, 156, 12, 0						
XCAU20P			72, 156, 0, 12	72, 156, 0, 12						
XCAU25P			96, 208, 0, 12	72, 156, 0, 12						

The footprint compatibility range is indicated by shading per column.





	Artix®-7 Device Footprint Compatibility HR I/O, GTP Transceivers												
	PCB Footprint Dimensions (mm)	10x10	10x10	15x15	15x15	17x17	19x19	23x23	23x23	27x27	27x27	35x35	
	Unique Footprint	CPG236	CPG238	CSG324	CSG325	FTG256	SBG484	FBG484	FGG484	FBG676	FGG676	FFG1156	
ARTIX.	XC7A12T		112, 2		150, 2								
\RT	XC7A15T	106, 2		210, 0	150, 4	170, 0			250, 4				
$\triangleleft$	XC7A25T		112, 2		150, 4								
	XC7A35T	106, 2		210, 0	150, 4	170, 0			250, 4				
	XC7A50T	106, 2		210, 0	150, 4	170, 0			250, 4				
	XC7A75T			210, 0		170, 0			285, 4		300, 8		
	XC7A100T			210, 0		170, 0			285, 4		300, 8		
	XC7A200T						285, 4	285, 4		400, 8		500, 16	

The footprint compatibility range is indicated by shading per column.





Spartan HR I/O										
PCB Footprint Dimensions (mm)	8x8	13x13	15x15	15x15	23x23	27x27				
Unique Footprint	CPGA196	CSGA225	CSGA324	FTGB196	FGGA484	FGGA676				
XC7S6	100	100		100						
XC7S15	100	100		100						
XC7S25		150	150	100						
XC7S50			210	100	250					
XC7S75					338	400				
XC7S100					338	400				

The footprint compatibility range is indicated by shading per column.



<b>-</b>
_
$\triangleleft$
$\propto$
$\triangleleft$
$\Box$
S

Spartan®-6 Device Footprint Compatibility  I/O, GTP Transceivers									
Dimensions (mm)	8x8	13x13	15x15	17x17	19x19	20x20	23x23	27x27	31x31
Unique Footprint	CPG196	CSG225	CSG324	FTG256	CSG484	TQG144	FGG484	FGG676	FGG900
XC6SLX4	106, 0	132, 0				102, 0			
XC6SLX9	106, 0	160, 0	200, 0	186, 0		102, 0			
XC6SLX16	106, 0	160, 0	232, 0	186, 0					
XC6SLX25			226, 0	186, 0			266, 0		
XC6SLX45			218, 0		320, 0		316, 0	358, 0	
XC6SLX75					328, 0		280, 0	408, 0	
XC6SLX100					338, 0		326, 0	480, 0	
XC6SLX150					338, 0		338, 0	498, 0	576, 0
Dimensions (mm)			15x15		19x19		23x23	27x27	31x31
Unique Footprint			CSG324		CSG484		FGG484	FGG676	FGG900
XC6SLX25T			190, 2				250, 2		
XC6SLX45T			190, 4		296, 4		295, 4		
XC6SLX75T					292, 4		268, 4	348, 8	
XC6SLX100T	The footprint compatibility range is indicated by shading per column.				296, 4		296, 4	376, 8	498, 8
XC6SLX150T					296, 4		296, 4	396, 8	540, 8



### References

### Spartan®-6 FPGA Product Page

DS160, Spartan-6 Family Overview

DS162, Spartan-6 FPGA Data Sheet: DC and Switching Characteristics

### Spartan-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

DS189, Spartan-7 FPGAs Data Sheet: DC and AC Switching Characteristics

### Artix®-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

DS181, Artix®-7 FPGAs Data Sheet: DC and Switching Characteristics

### Zynq®-7000 SoC Product Page

DS190, Zyng-7000 SoC Overview

<u>DS187</u>, Zynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics

### CoolRunner™-II CPLD Product Page

DS090, CoolRunner-II CPLD Family Data Sheet

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

SPARTAN SPARTAN ARTIX. ZYNQ CoolRunner-II



### References



- <u>DS890</u>, UltraScale™ Architecture and Product Overview
- DS922, Kintex® UltraScale+™ FPGAs Data Sheet: DC and AC Switching Characteristics
- DS923, Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics
- <u>UG570</u>, UltraScale Architecture Configuration User Guide
- <u>UG571</u>, UltraScale Architecture SelectIO™ Resources User Guide
- UG572, UltraScale Architecture Clocking Resources User Guide
- UG573, UltraScale Architecture Memory Resources User Guide
- UG574, UltraScale Architecture Configurable Logic Block User Guide
- UG575, UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification
- <u>UG576</u>, UltraScale Architecture GTH Transceivers User Guide
- UG578, UltraScale Architecture GTY Transceivers User Guide
- UG579, UltraScale Architecture DSP Slice User Guide
- UG580, UltraScale Architecture System Monitor User Guide
- UG583, UltraScale Architecture PCB Design User Guide
- PG150, UltraScale Architecture-Based FPGAs Memory IP Product Guide
- PG182, UltraScale FPGAs Transceivers Wizard Product Guide



### References



DS890, UltraScale™ Architecture and Product Overview

DS891, Zyng® UltraScale+™ MPSoC Overview

<u>DS925</u>, Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics

UG1075, Zynq UltraScale+ MPSoC Packaging and Pinouts

UG1085, Zynq UltraScale+ MPSoC Technical Reference Manual

UG1087, Zynq UltraScale+ MPSoC Register Reference

UG1137, Zyng UltraScale+ MPSoC: Software Developers Guide

UG1169, Zyng UltraScale+ MPSoC QEMU: User Guide

UG1186, Zynq UltraScale+ MPSoC OpenAMP: Getting Started Guide

<u>UG571</u>, UltraScale Architecture SelectIO™ Resources User Guide

UG572, UltraScale Architecture Clocking Resources User Guide

<u>UG573</u>, UltraScale Architecture Memory Resources User Guide

<u>UG574</u>, UltraScale Architecture Configurable Logic Block User Guide

UG576, UltraScale Architecture GTH Transceivers User Guide

UG578, UltraScale Architecture GTY Transceivers User Guide

UG579, UltraScale Architecture DSP Slice User Guide

UG580, UltraScale Architecture System Monitor User Guide

UG583, UltraScale Architecture PCB and Pin Planning User Guide

<u>PG150</u>, LogiCORE™ IP UltraScale Architecture-Based FPGAs Memory Interface Solutions

PG182, UltraScale FPGAs Transceivers Wizard Product Guide

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

