## AMERICAN INTERNATIONAL UNIVERSITY BANGLADESH Faculty of Engineering

**Laboratory Report Cover Sheet** 



Students must complete all details except the faculty use part.

Please submit all reports to your subject superv	isor or the office of	the concerned fact	ulty.
Laboratory Title: Bipola Junitin T	pansiston (	BIT) study	rof si
Experiment Number: 07 Due Date: 22/	11/22 Semester	: Fall 2022	-2311
Subject Code: EEE Subject Name: E/C	amoral De	Section	n: <u></u>
Course Instructor: Dr. Molamond Chich jo	man. Degree Pi	rogram: BSL.	EEE
Declaration and Statement of Authorship:  1. I/we hold a copy of this report, which can be produced.	d if the original is lost/	lamaged.	_
<ol><li>This report is my/our original work and no part of it any other source except where due acknowledgement</li></ol>		iny other student's wo	rk or from
3. No part of this report has been written for me/us by	any other person exce	pt where such collabo	ration has
been authorized by the lecturer/teacher concerned and 4. I/we have not previously submitted or currently subm	itting this work for any	other course/unit.	
5. This work may be reproduced, communicated, compared and archived for the purpose of detecting			
plagiarism.  5. I/we give permission for a copy of my/our marked work to be retained by the School for review and			
comparison, including review by external examiners.			
I/we understand that  7. Plagiarism is the presentation of the work, idea or cre	eation of another person	as though it is your o	wn. It is a
form of cheating and is a very serious academic of Plagiarized material can be drawn from, and pres	fence that may lead to	expulsion from the U	Jniversity.
electronic data, and oral presentations. Plagiarism	occurs when the orig	in of the material us	sed is not
appropriately cited.  8. Enabling plagiarism is the act of assisting or allowing	another person to plagi	arize or to copy your v	vork
Group Number (if applicable): 07  Indi	vidual Submission	Group Subi	mission
No. Student Name	Student Number	Student Signature	Date
Submitted by:	1.000	ATRON I	
1 Md Initiaz Hoseain (c)	19-412037	- OMHID	
Group Members:	20-/4/1/20	A+-	
2 Arti Das (C)	17-35829-1	Au	
3 Ali. Juins 4 Bayjam Hossain Safat	20-43653-2	Solt	-
5 Junayed Alam Alber	20-44031-2	Abee	
Junitar & Court . The	120-110-31-21	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
For faculty use only:	Total Marks: Marks Obtained:		
Faculty comments			

Title: Dipolan Junction Transiston (BJT): study of single stage transiston Amplifier.

Introduction: The aim of the ac analysis is to determine the voltage amplification (Av), current amplification (Al), input impedance (Zi), output impedance (Zo), and the phase relation between the input voltage (Vi) and the output voltage (Vo). After performing the dc analysis, we will now calculate the small signal parameters depending on the model being used; draw the small signal equivalent circuit and then perform the ac analysis.

The main objectives of this experiment are

1. Trace the circuit diagram of a single stage transiston Amplitien;

2. Measure Beta (B) of the transistore with multimeters.

3. Measure the Q-point.

4. Measure the maximum signal that can be amplified with the amplifier without any distortion.

5. Measure the maximum voltage gain of the amplifier at 1 KHZ.


6. Measure the voltage gain of the amplifier at different values of Load nesistance.

Theoretical Background: The amalysis is done assuming that the signal frequency is sufficiently high. Subsequently it can be assumed that all the coupling capacitors (CE) act as perfect shorst circuit. Such a frequency is said to be in the mid band of the amplifiers. The hybrid-To model and T-model can be valid only for small signals. The general torms of these models are shown in the following figures 1 and 2.


Where, Transconductornee

Common emitters input resistance

common base input mesistamee.



Since in this expersionent we will mainly concentrate on single stage amplifier where most widely used single transistom amplifiers in common emitter configuration is shown in the figure below.



## Fig: 3 Single Stage CE Amplifiers.

## Apparatus:

NO	Apparatus	Quantity
1.	Transistor (C828)	1
2.	33K, 10K, 4.7K, 1K, 3.3K, 1.5K, 330 II	1-for each Rusistor
3.	Project Board	1
4.	Cathode Loy Oscilloscope (CRO)	1
5.	Multimeter	1
2.	Signal Generators	1
_	10 jut capaciton	1
7.	Probes	2
8.	•	2
9.	Power supply cable	





Precaution: Transistons are sensitive to be domaged by electrical overloads, heat, humidity and nadiation. Damage of this nature often occurs by applying the inconnect polarity voltage to the collector circuit or excessive voltage to the input circuit One of the most frequent causes of domage to a transiston is the electrostatic discharge from the human body when the device is handled.

Experimental Procedure:

1. Measure B of the transiston with multimeter.
2. calculate De operating point of the transistors circuit.

3. Implement the circuit as shown in the

figure.

4. Measure the operating point with the help of table: I and compane with your calculate value.

5. Feed are signal of I kHz at the input and observe the input and output on the CRD. 6. Increase the input signal till the output worre shape starots getting distorted. Measure this input signal. This is the maximum input signal that the amplifiences amplify without any distoration. 7. Now feed on ar signal that is less than The maximum signal handling capacity of the amplifiers. Fix the input signal frequency at 1 KH2, Draw the input and output voltage worre shape and calcutate gain. 8. Connect different load mesistoms and find the voltage gain of the amplifier for each. Observations: 1. 8- point of the amplifiers: Vec Ve Vec-Ve Ic = (Vec-Ve)/pc

10 V 8.69 V 1.29 V 4.93 mg

8.40V

2. Maximum signal that can be handled by the amplifier without introducing distortion = 50 V and Operating frequency = 50KHZ.

3. Vo Hoge Gain of the Amplifiers.

Lood into	Prout Hage	Output voltage	Grain
mesiston 1K	410 m	- 3V	1.31 V
4,7 K	410mm	4.26 V	10.39 V
LOK	410 mm	4.882	11.91
100 K	410 mm	4.782	11.65

## **Simulation and Measurement:**

Table 1:




Fig: 4




Fig: 5




Fig: 6




Fig: 7




Fig: single stage ( Amplifier warre




Fig: single stage CE Amplifier

Discussion:

1. The dc powers sounce needs to be switched off while changing the transliters.

2. The trainer board needs to be checked if working paropersly.

3. The circuit was connected property and was also checked before taking the readings

Defenences:

1. American Infernational University Bongladesh
(AIUB) Electronic Devices Lab mondal.

2. A.S. Sedra, K.C. Smith, "Microelectronic Circuits"
Optond University Press (1998).

3. J. Keown, ORCAD PSpice and circuit Analysis
Prentice Hall Press (2001)

4. P. Honowitz, W. Hill, "The Ant of Electronics,"
Cambridge University press (1989)