# AMERICAN INTERNATIONAL UNIVERSITY BANGLADESH Faculty of Engineering

Please submit all reports to your subject supervisor or the office of the concerned faculty.

#### **Laboratory Report Cover Sheet**



Students must complete all details except the faculty use part.

Laboratory Title: Shely of Invest	y Cinemit u	wing MOSFET	and D	
Experiment Number: Due Date:	Dee - 22 Semester	r: Sall gos	2-23	
Subject Code: EEE 2104 Subject Name: ©				
Course Instructor: Dr. Mehamad Shinking		rogram: Ble		
or, working Strategin	in Degree 1	rogram		
Declaration and Statement of Authorship:  1. I/we hold a copy of this report, which can be produced.  2. This report is my/our original work and no part of it any other source except where due acknowledgement.  3. No part of this report has been written for me/us been authorized by the lecturer/teacher concerned and the local live have not previously submitted or currently submitted or c	t has been copied from a t is made. y any other person exce d is clearly acknowledge hitting this work for any compared and archived ed work to be retained	ept where such collaboration in the report.  other course/unit.  I for the purpose of	oration has	
/we understand that 7. Plagiarism is the presentation of the work, idea or or				
form of cheating and is a very serious academic of Plagiarized material can be drawn from, and preselectronic data, and oral presentations. Plagiarism appropriately cited.  Enabling plagiarism is the act of assisting or allowing Group Number (if applicable):	sented in, written, grap n occurs when the orig g another person to plag	ohic and visual form, gin of the material u	including sed is not work	
No. Student Name	Student Number	Student Signature	Date	
Submitted by:				
1 Sattam Hossain Safat	20-43653-2	- Safat		
Group Members:				
2 Md Initian Housann (e)	19-41203-2	andr		
3 Dir Shayong	14-33829-1	Sin		
4 Arts Das	20-44112-2	Arti		
5 Tunayed Alam Albee	20-44031-2	Alber		
6				
or faculty use only: Total Marks: Marks Obtained				
Faculty comments				
- wan, comments				

Abstracts This experiment gives an excellent practical realization of the RTL inverter, NMos inventer, and amos Inverter. At birst a CMOS Inventer will be designed, simulated and understood in the pre-lab section all kind of Inverter circuits mentioned above will be designed on the project board in the borratory and analysed the theoretical concepts and the practical results.

Introduction: The objective of this experiment is to observe - RTL inventer, MMOS inventer and CMOS inventer.

Theory and Methodology: PTL is a large step beyond DL. Basically, RTL replaces the diode switch with a transistor switch. It a +5 v signal is applied to the base of the transistor, the transistor turns bully on and grounds the output signal. If the input is grounded, the transistor turns off and the output signal rises to +5 volf. In this

may, the transistor inverts the logic sense of the signal, but also it ensures that the output voltage will always be a valid logic level under all circumstance. Because of this, RTL circuits can be cascaded indefinitely, where DL circuits cannot be cascaded treliably at all.




Fig: N-MOS Inverter.

N-Mos Inverter: An inverter can be designed with a single NMos and a resistor. In case of NMos inventer two NMos are used where one is used as a load and another one as a used for inverting the input. The load transistor must have a high and the switching transistor have a low resistance.

cmos Inverteres The two Mosfets are designed to have matching charecteristics. Thus, they are complementary to each other, when off, their resistance is effectively infinite; when on, their channel resistance is about 200 offm. Since the gate is essentially an open circuit it draws no current, and the output voltage will be equal to either ground.




Fig: (Mos inverter.

when input A is grounded, the N-channel Mosfet is forward biased, so it has a channel enhanced within it self. This channel has a tresistance of about 200 other, connecting the output line to the tV supply. This pulls the

output upto tv. when input A is at tv, the P-channel Mosfet and N-channel Mosfet is on, thus pulling and the output town to ground, thus, this circuit has correctly persforms logic inversion, and at the same time provides active pull-up and pull-down, according to the output state.

### Apparatus

- 1) DC POWER Supply [1]
- 2) Powerz Supply Cable [2]
- 3) Multimeter [1]
- 4) Project Board [1]
- 5) For RTL Inverter[1]
- 5) 1k and 15k Resistance [1]
- 6) 2N4124 NPN Silicon transistor, or equivalent
- 7) DMM[1]
  For CMOS Inverter[1]
- 10) IRF 0540: enhancement type p-channel MOSFET[1]
- 11) IRF 540: enhancement type n-channel. MOSFET[1]

Precautions: Have your instructor check all your components and connections after you done settings up the circuit and make sure only enough voltage to turn on the chips otherwise it may get damaged.

### Experimental Procedure:

- 1. Construct the circuit as shown in figure
- 2. Use multimeter to take the readings.

RTL Inventer	Vin	Vc	VBE	IB	Ie
A = 0	0 1	2.61	2.6 V	0 .	2.4
A21	4.431	.048 V	6.698V	.46 mA	2.6

Table-1: RTL Inventer cincuit Parameter

NMOS Inventor	Vin .	√ <sub>D</sub>	Vas	口
A=0	5.1	1.7~	1.7	1.9 mA
Q 21	3.5	.005 V	0.028 av	0

Table-2: NMOS Imereter Cincent Parameter.

CMOS Inverteez	MOSFET Type	Vin	√ <sub>D</sub>	VDS	ID
A=0	P Mos	SV	5	0	0-00F1 5.1ml
	NMOS	-03 V	5	5	5.1 mA
A=1	PMOS	51	0	5	0
	N MOS	5 V	0	0	0

## Questions for report writting:

RTL was that it used a minimum number of transistor, that's makes RTL low cost from another.

NMOS: Advantages:-

- 1. Very low power dissipation.
- 2. Power supply can be varried.
- 3. Large fan out Capability.

Disadvantage:-

- 1. Speed of operation are lowest due to High Capability.
  - 2. Large propagation delay per gate.

## CMOS: Advantages:

- 1. Extreamly large fan-out Capability.
- 2. lower power dissipation.
- 3. Lower propagation delay than now.

  Dis advantages:
- 1. Increased Cost due to additional processing.

Discussion and Conclusion: Interpret the data on determine the extent to which the experiment was successful in complying with the goal. that was initially set.

### Refferences:

- 1. AIUB ED Lab manual.
- 2. A.S. Senda, K.C. Smith, AD, Microelectronic Circuits, Oxford press (1998)
- 3. J. K Keown, ORCAD Pspice. and Circuit Analys.
  prientice Hall priess (2001)