

# Digital Logic Design :

## Lecture 7

Perform the following Logic operation using only NAND gates :

$$F = A(B + CD) + B\bar{C}$$





Fig : AND/OR implementation

⇓



⇓






Fig : NAND implementation

using only NOR gates

⇓




⇓





Determine the truth table for the following ckt :



X	Y	$z = \overline{xy}$	$\overline{xz}$	$\overline{yz}$	F
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	0

$$\therefore F = X \oplus Y$$



**Parity Bit :** A parity bit is an extra bit included with a binary message to make the number of 1's either odd or even. The message including the parity bit, is transmitted and then checked at the receiving end for errors. An error is detected if the checked parity does not corresponds to the one transmitted. The circuit that generates the parity bit in the transmitter is called the parity generator. The circuit that checks the parity in the receiver is called

# Odd parity generation / Even parity generation

Three bit message			Odd parity generated $P_{odd}$	Even parity generated $P_{even}$
$x$	$y$	$z$		
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

$$P_{odd} = x \oplus y \oplus z$$

$$P_{even} = x \oplus y \oplus z$$






Implement a logic circuit for the following truth table with minimum gates :


Inputs			Output
A	B	C	X
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

AB	C	
	0	1
00	1	
01	1	
11	1	1
10	1	

$$\therefore X = \bar{C} + AB$$




form a truth table for the following logic circuit



Truth table :

Inputs			$A \oplus B$	Output F
A	B	C		
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
0	1	1	1	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0



Draw the timing diagram for the output variable (F) of the circuit described above when the timing diagram for input variables A, B and C are as below,