


using only NOR gates 1 11

Determine the truth table for the following ent:



X	Y	z = \(\overline{\chi_y} \)	XZ	YZ	F
0	0 ,	1	1	1	0
0	ı	1	1	0	1
1	0	1	0	-	1
1	1	0	1	1	0

.. F = × + Y

Parity Bit: A parity bit is an extra bit included with a binary message to make the number of 1's either odd or even.


The message including the parity bit, is transmitted and then checked at the receiving end for errors. An error is detected if the checked parity does not corresponds to the one transmitted. The circuit that generates the parity bit in the transmitter is called the parity generator. The circuit that checks the parity in the receiver in the receiver is called


Odd	parity	generation,	/ Even	parity	generation	on
Odd	parity	generation,	/ Even	parity	genera	tic

Three x		message Z	Odd parity generated Podd	Even parity generated Peven
0	0	0	1	0
0	0	1	0	1
0	1	0	б	1
0	1	1	ī	0
1	0	0	0	1
1	0	í	1	0
ı	ı	0	ſ	0
1	1	1	0	1

$$P_{odd} = \times \oplus \times \bigcirc Z$$


$$P_{even} = \times \oplus \times \oplus Z$$





Implement a logic circuit for the following truth table with minimum gates:


*** fi*	Inputs		Output	
A	B	C	X	~ ~ ~ ~ .
0	0	0	1	ABO
0	0	. 1	0	00 (1)
0	1	0	1	
0	1	1	0	01 1
1	0	0	1	
1	0	1	0	11 (1)
1	1	0		10 (1)
1	ı	1	1	



form a truth table for the following logic circuit

Truth table:

Inputs ABC	A + B	Output	
ABC		r	
0 0 0	0	0	
0 0 1	0	0	
0 1 0		0	
0 1 1	1	1	
1 0 0	1	0	
1 0 1	1	1	
1 1 0	0	0	
1 1 1	0	0	



Draw the timing diagram
for the output variable (F)
of the circuit described
above when the timing
diagram for input variables
A,B and c are as below,