

Microprocessor.

Microcontroller

- It is a specialized form of microprocessor designed for specific embedded system applications. It contains CPU, RAM, ROM, Registers, Timer and I/O ports.
 - It is a self-sufficient unit, a chip called single chip computer.
 - Lower processing power.
 - ~~Lower~~ Fixed instruction set.
 - Lower clock speed ($\sim 100\text{MHz}$)
 - ~~Highly~~ Low power consumption.
 - Low cost.
- ex. TV


Microprocessor

- It is designed for general purpose computing with a combination of timers, controllers and memory chips.
 - It is a dependent unit.
 - Higher processing power.
 - More flexible instruction set.
 - Higher clock speed ($\sim 1\text{GHz}$)
 - High power consumption.
 - High cost.
- ex. Personal computer.

- 4 bit μp - 4040 series
- 8 bit μp - 8080 series
- [8085 - enhanced with execution time in μs]
- 16 bit μp - 8086 μp , 8088, ...

Microprocessor - Microprocessor is a multipurpose programmable ~~device~~ clock driven register based integrated circuit that can read instruction from memory, take data from input and process it according to the instruction and provide result as the output.


8085 Bus Structure.




Features of 8085 μp .

- 8085 μp is a 8-bit μp since ALU structure is 8-bit.
- It has a 8-bit wide data bus
- It can access $64 \text{ KB} = 2^{16}$ bytes of memory [16 bit address bus]
- The least significant 8-bit address bus and the data bus are multiplexed.
- ^{The device} It has 40 pins and require single 5 V power supply
- It can operate with a 3-MHz clock.

Programming/Software mode of 8085 μp



Flag structure of 8085 μ p



Flag register — The flag register is a special purpose register — consisting of 8 flip flops. In 8085 microprocessor, the flag register has 8 flip flops (8-bits) but only 5 of them are used (5-bit).

Depending upon the result of any arithmetic or logical operation, the flag bits are either set (1) or unset (0).

The flags are:

- 1) **Sign flag (S)** — After any arithmetic, logical operation if signed no is used,
- + if MSB of result is 1, i.e. -ve number is resulted $\rightarrow$ sign flag - set (1)
 - $\neq$ if MSB of result is 0, i.e. +ve number result $\rightarrow$ sign flag - reset (0)
- if unsigned no is used, sign bit is ignored.

2) **Zero flag (Z)** — After any operation, if ~~accumulator~~ content is result is zero, then zero flag is set (1) otherwise unset.

Examples:

— Sign flag.

MVI A, 40H } sets the sign flag as the result
 MVI B, 50H } will be negative, stored in A.
 SUB B

— Zero flag.

MVI A, 10H } sets zero flag as result will
 SUB A } be 0, stored in A.

3) **Auxiliary carry flag (AC)** — This flag is used in the BCD number system.

It is set (1), if the lower 4-bit generates a carry (D₃ generates carry or borrows). It is reset (0), otherwise.

~~Example~~

* It is the only flag not accessible by the programmer.

Example,

MVI A, 2BH

MVI B, 39H

ADD B

$\xrightarrow{\text{CY from D}_3 \text{ to D}_4} \rightarrow \text{AC}$
 $\begin{array}{r} 00101011 \\ 00111001 \\ \hline 0100 \end{array}$

<set AC flag to 1>

4) Parity flag (P) - After any arithmetic or logical operation if the accumulator content has even no. of 1 bits then parity flag is set (1) or else reset (0).

Example,

MVI A, 05H

05H $\rightarrow$ <AC>

00000101

even no. of 1s

Parity flag is set (1)

5) Carry flag (CY) - After any arithmetic or logical opn. if the result is greater than 8-bit, carry flag is set (1) or else reset (0).
(1) - if carry-out or borrow in - in MSB bit.

Example,

MVI A, 30H

MVI B, 40H

SUB B

Borrow in MSB bit
* sets carry flag

Use of Flag register:

It contains status of the arithmetic logic opn. and is used by processor to make decisions based on the status.

- 1) Conditional branching - flags are used to determine which instruction to branch to. ex. Jump to Zero (JZ) checks zero flag.
- 2) Arithmetic operation - flags are used in almost every arithmetic opn. - addition, sub, mul, div. ex. CY and AC.
- 3) Logical op - flags used during logical opn. - AND, OR, XOR.
- 4) System calls - flags are used by OS to determine the status of CPU before and after a system call.

- Adv:
- i) simplifies branching
 - ii) faster execution
 - iii) saves memory
 - iv) efficient error detection.

Registers in 8085 μ p:

- 1) General purpose register - 6 general purpose registers to store 8-bit data - B, C, D, E, H, L.
Forms register pair <BC>, <DE>, <HL>
Use - temporarily store data during computation.
- used in pair (16-bit) to hold addresses for efficient addressing of memory location.

2) Special purpose register -


- Accumulator - 8-bit data register used to store the begin, intermediate and result of AL opns. Source of destination of every ALU opns. and also used for I/O opns.
- Flag registers.

3) Memory register.

- Program counter - Program counter is essential to maintain the sequence of instruction execution. ~~It holds the address of instruction executed immediately.~~ It holds the address of instruction executed immediately.


- Stack pointer - Used as a memory pointer to point to a memory location in ~~RAM~~ ^{read/write memory} called the stack. It keeps track of top of stack. The stack is used to temporarily store data and return addresses during sub-routine calls.

Hardware Model of 8085 μ p




- Instruction register - Stores current instruction being executed, allowing for efficient decoding and control signal generation by control unit.

Data-flow from memory to microprocessor




Data/Control/Address bus are connected to memory through a buffer called tri-state buffer.




It generates 3 states:

- 1) logic '0' state [Control = 0] - input '0' transferred to output '0'
- 2) logic '1' state [Control = 0] - input '1' transferred to output '1'
- 3) High impedance state [Control = 1] - input and output are isolated; i.e. register disconnected.




Architecture of 8085 μ p / Function Block diagram of 8085 μ p



W, Z are temporary registers.


On execution of XCHG [Exchange]



Pin out and Signals of 8085 μ p.

Externally initiated signals

Power Supply and Frequency signals



Signals of 8085 μ p:

1. Address bus [Unidirectional]

The address bus of 8085 μ p is 16-bit wide.
It is divided into.

- Higher order address bus [$A_8 - A_{15}$]
- Lower order address bus [$A_0 - A_7$]

2. Data bus [Bidirectional]

The data bus is 8-bit wide and is multiplexed together with the lower order address bus [$AD_0 - AD_7$]

3. Control and Status signals.

- $\overline{ALE}$ - It is an address latch enable signal. Generates +ve pulse every time μ p starts a process and activates address bus in the multiplexed address and data bus, when it goes low, data bus is activated.
- Separates address and data bus in multiplexed address and data bus.
- $\overline{IO/\overline{M}}$ - if $\odot$ set (1) - address bus is used for I/O devices.
if reset (0) - address bus is used for memory

- $\overline{RD}, \overline{WR}$ - Status signals that help to different types of instructions such as halt, reading, writing or inst. fetching.
- $\overline{RD}$ - Controls READ operation. When 0, the selected I/O or memory is read.
- $\overline{WR}$ - Controls WRITE operation. When 0, the data on data bus is written in the selected I/O or memory.

4. Power supply and frequency signal

- V_{CC} - +5V power supply
- GND - Ground reference.
- $X1, X2$ - Crystal is connected to the pins whose frequency is internally divided by two. ~~if $f_0 = 3\text{ MHz}$, we need $f_c = 6\text{ MHz}$~~
- CLK OUT - Signal can be used as system clock for other devices.

5. Externally initiated signals.

- Interrupts - 8085 has 5 interrupts to ^{interrupt} cease a _{Program execution}
(Emergency pins) 1) INTR 2) RST 5.5 3) RST 6.5 4) RST 7.5
5) TRAP.

* **INTR** - It is a non-vector interrupt request signal.

* **INTA** - It is an interrupt acknowledgement sent by μP after INTR is received.

• Reset signals

RESET IN - when '0', $PC = 0$, buses are tristated and μP unit is reset.

RESET OUT - signal indicated μP unit is being reset. can be used to reset other devices.

* **READY** - It senses whether a peripheral device is ready to transfer data or not. (1) - ready (0) - not ready, μP waits, useful for interfacing low speed peripherals.

* **DMA signals**

HOLD - The signal indicates that another device requests the use of data and address bus. When μP receives the HOLD signal, it relinquishes the use of data and address bus and as soon as current machine cycle is completed and the requesting device gets access to the bus. After removal of HOLD, the μP regains the bus. During HOLD, internal processing by μP continues.


HLDA - It is an acknowledgement sent by the μP after receiving HOLD request. On removal of HOLD, HLDA goes low.

Serial I/O signals


6. Serial I/O signals:

SOD (serial output data) - send single bit data.

SID (serial input data) - receive single bit data.



8085 μP needs 3 MHz clock, it needs a crystal oscillator of frequency - 6 MHz.




$$f = \frac{1}{T} = \frac{1}{2t} = \frac{1}{2} f_c$$



If $f = 3 \text{ MHz}$, $f_c = 6 \text{ MHz}$

DC = $\frac{\text{ON time}}{(\text{ON} + \text{OFF}) \text{ time}} \rightarrow 50\%$
as ON time = OFF time

Demultiplexing Circuit



INSTRUCTIONS



- Programmable register - A, B, C, D, E, H, L
- Memory register - M [when we use M, MP understands the address of register is stored in HL]

DATA TRANSFER INSTRUCTIONS

1. MOV : Copy from source to destination
[1 byte]


MOV R_d, R_s [R_d - destination register
 R_s - source register]

Example: i) MOV A, B

[A] = 35H, [B] = 90H $\xrightarrow{\text{after}}$ [A] = 90H, [B] = 90H

ii) MOV A, M

[A] = 35H, [HL] = 9000H $\rightarrow$ [A] = 22H



2. MVI : Move immediate 8-bit data

[3 byte] MVI $R_d, 8\text{-bit data}$ [R_d - dest. reg.]

Example: i) MVI A, 90H $\rightarrow$ [A] = 90H

ii) MVI M, 90H ($M \rightarrow$ address in HL)

First we have to initialize HL

{ MVI H, 90H (HL) = 9000H
MVI L, 00H $\rightarrow$ [90H] 9000H

3. LXI : Load Immediate 16 bit value


[3 byte] LXI Reg-pair, 16-bit value

Example: LXI H, 9000H $\rightarrow$ [HL] = 9000H

[LXI H/B/D - valid]


4. LDA : Load accumulator direct
[3 byte] LDA 16-bit address

Example LDA 9000H



5. STA : Store accumulator direct
[3 byte] STA 16-bit address

Example: STA 9000H



8. WAP to store 90H to accumulator then transfer its content to C and to memory location 8500H using direct addressing mode. Also transfer the content of C to memory location 8600H using indirect addressing mode.

Ans

MEMORY ADDRESS	MNEMONICS	REMARKS
9000H	MVI A, 90H	$\langle A \rangle \leftarrow 90H$
9002H	MOV C, A	$\langle C \rangle \leftarrow \langle A \rangle$
9003H	STA 8500H	$\langle A \rangle \rightarrow (8500H)$
9006H	LXI H, 8600H	$\langle HL \rangle \leftarrow 8600H$
9009H	MOV M, C	$\langle C \rangle \rightarrow (\langle HL \rangle)$
900AH	RST1 / HALT	END

6. LDAX : Load accumulator indirect

[1 byte] LDAX Register-pair

Example : LDAX B $\langle AC \rangle \leftarrow (\langle BC \rangle)$
LDAX D $\langle AC \rangle \leftarrow (\langle DE \rangle)$
LDAX H ~~invalid~~ $\leftarrow$ MOV A, M

7. STAX : Store Accumulator indirect


[1 byte] STAX reg-pair

Example : STAX B $\langle AC \rangle \rightarrow (\langle BC \rangle)$
STAX D $\langle AC \rangle \rightarrow (\langle DE \rangle)$
STAX H X invalid $\leftarrow$ MOV M, A

8. LDHLD : Load HL register pair direct

[3 byte] LDHLD 16-bit memory address


Example : ~~LDHLD~~ LHLD 9100H



9. SHLD : Store HL register pair direct


[3 byte] SHLD 16-bit memory address

Example : SHLD 9100H



10. XCHG : Exchange HL content with DE

[1 byte] Example : XCHG $\langle AH \rangle = 30H, \langle L \rangle = 20H, \langle D \rangle = 00H, \langle E \rangle = 10H$



After - $\langle H \rangle = 00H, \langle L \rangle = 10H, \langle D \rangle = 30H, \langle E \rangle = 20H$

Q. WAP to collect 2 16-bit values from memory location available from 9500H and 9600H.

Ans.

LHLD 9500H	} optimal code		9500H
XCHG			9501H
LHLD 9600H			
RST 1			
LHLD 9500H	} not optimal		9600H
MOV D, H			9601H
MOV E, L			
LHLD 9600H			
RST 1			

ARITHMETIC INSTRUCTIONS

1. ADD: Add register/memory content to accumulator
[1 byte]

ADD register/M

ex. ADD B $\langle A \rangle + \langle B \rangle \rightarrow \langle A \rangle$

ADD M $\langle A \rangle + (\langle HL \rangle) \rightarrow \langle A \rangle$

2. ADI: Add immediate 8-bit data to accumulator
[2 byte]

ADI 8-bit data

ex. ADI 90H $\langle A \rangle + 90H \rightarrow \langle A \rangle$

3. ADC: Add register/memory content to accumulator with
[1 byte] carry.

ADC register/M

ex. ADC B $\langle A \rangle + \langle B \rangle + \langle CY \rangle \rightarrow \langle A \rangle$

4. ACI: Add immediate 8-bit data to accumulator with
[2-byte] carry.

ACI 8-bit data

ex. ACI 90H $\langle A \rangle + 90H + \langle CY \rangle \rightarrow \langle A \rangle$

5. SUB: Subtract register/memory content from accumulator
[1]

SUB register/M

ex. SUB B $\langle A \rangle - \langle B \rangle \rightarrow \langle A \rangle$

6. ^{immediate} SUB: Subtract 8-bit data from accumulator
[2] SUB 8-bit data

ex: SUB 90H $\langle A \rangle - 90H \rightarrow \langle A \rangle$

7. SBB: Subtract register/memory content from
[1] accumulator with carry.
SBB register/M

ex: SBB D $\langle A \rangle - \langle D \rangle - \langle CY \rangle \rightarrow \langle A \rangle$

8. SBI: Subtract 8-bit data value from accumulator
[2] with carry.
SBI 8-bit data

ex: SBI 85H $\langle A \rangle - 85H - \langle CY \rangle \rightarrow \langle A \rangle$

9. DAD [Double addition]: Add HL content to
[1] register pair
DAD register-pair

ex: DAD B $\langle HL \rangle + \langle BC \rangle \rightarrow \langle HL \rangle$

10. INR: Increment register/memory content by 1
[1] INR register/M [cannot modify $\langle CY \rangle$ flag]

ex: INR B $\langle B \rangle + 01 \rightarrow \langle B \rangle$

11. INX: Increment register-pair content by 1.
[1] INX register-pair

ex: INX H $\langle HL \rangle + 01 \rightarrow \langle HL \rangle$

12. DCR: Decrement register/memory content by 1
[1] DCR register/M [cannot modify $\langle CY \rangle$ flag]

ex: DCR M $\langle HL \rangle - 01 \rightarrow \langle HL \rangle$

13. DEX: Decrement register-pair content by 1.
[1] DEX register-pair

ex: DEX B $\langle BC \rangle - 01 \rightarrow \langle BC \rangle$

Q. WAP to add a number which is stored in Memory location 8200 with another number which is stored in memory location 8300. Store the result from 8500.

Memory address	Mnemonics	Remarks
9000H	LDA 8200H	$\langle A \rangle \leftarrow (8200)H$
9003H	MOV B, A	$\langle B \rangle \leftarrow \langle A \rangle$
9004H	LDA 8300H	$\langle A \rangle \leftarrow (8300)H$
9007H	ADD B	$\langle A \rangle \leftarrow \langle A \rangle + \langle B \rangle$
9008H	STA 8500H	$(8500)H \leftarrow \langle A \rangle$
9009H	MVI A, 00H	$\langle A \rangle \leftarrow 00$
900BH	ADC A	$\langle A \rangle \leftarrow \langle A \rangle + \langle CY \rangle$
9014H	STA 8501H	$(8501)H \leftarrow \langle A \rangle$
9017H	RST 1/HALT	END

Q. WAP to subtract a no which is stored in 8200 from a no which is stored in 8300. Store the difference in 8500 and borrow 8501

→ USING SUB:

Memory address	Mnemonics	Remarks
9000H	LDA 8200H	$\langle A \rangle \leftarrow (8200)H$
9003H	MOV B, A	$\langle B \rangle \leftarrow \langle A \rangle$
9004H	LDA 8300H	$\langle A \rangle \leftarrow (8300)H$
9007H	SUB B	$\langle A \rangle \leftarrow \langle A \rangle - \langle B \rangle$
9008H	STA 8500H	$(8500)H \leftarrow \langle A \rangle$
9011H	MVI 00H	$\langle A \rangle \leftarrow 00$
9013H	ADC A	$\langle A \rangle \leftarrow \langle A \rangle + \langle CY \rangle$
9014H	STA 8501H	$(8501)H \leftarrow \langle A \rangle$
9017H	RST 1/HALT	END

→ Using 2's complement

Memory address	Mnemonics	Remarks
9000H	LDA 8200H	$\langle A \rangle \leftarrow (8200)H$
9003H	CMA	$\langle A \rangle \leftarrow \overline{\langle A \rangle}$
9004H	MOV B, A	$\langle B \rangle \leftarrow \langle A \rangle$
9005H	LDA 8300H	$\langle A \rangle \leftarrow (8300)H$
9008H	ADD B	$\langle A \rangle \leftarrow \langle A \rangle + \langle B \rangle$
9009H	STA 8500H	$(8500)H \leftarrow \langle A \rangle$
9012H	MVI 00H	$\langle A \rangle \leftarrow 00$
9014H	ADC A	$\langle A \rangle \leftarrow \langle A \rangle + \langle CY \rangle$
9018H	STA 8501H	$(8501)H \leftarrow \langle A \rangle$
9019H	RST 1/HA	END

Logical Instructions

1. DAA: Decimal adjust accumulator.

Convert binary to BCD value.

2. CMP: Compare register/memory content with accumulator

[1]

CMP register/M

~~EX~~ EX CMP B <A> compared with

immediate

3. CMI: Compare 8-bit data with accumulator

[2]

CMI 8 bit data

EX CMI 90H <A> compared with 90H.

For CMP and CMI. $\rightarrow$ <A> - value

<A> > value, 0 0

<A> = value, 0 10

<A> < value, 1 0

4. ANA: Logical AND register/memory content with accumulator.

ANA register/M

5. ANI: Logical AND 8-bit data with accumulator

[2]

ANI 8-bit data

6.

6. AXRA: Logical XOR register/memory content with accumulator.

[1]

XRA register/M

7. XRI: logical XOR 8-bit data with accumulator.

[2]

XRI 8-bit data

8. ORA: Logical OR register/memory content with accumulator

[1]

ORA register/M

9. ORI: Logical OR 8-bit data with accumulator

[2]

ORI 8-bit data

10. CMA: Complement accumulator content

[1]

11. CMC: Complement carry flag

[1]

BRANCHING INSTRUCTIONS

JUMP - Instruction [8-byte]

Conditional

• JMP

Unconditional

• JNC • JNZ • JM • JPE
• JC • JZ • JP • JPO

JMP: Jump immediate to 16-bit address

JMP 16-bit address

ex. JMP 9000H

JNC: Jump if carry flag is 0

JNC 16-bit address

ex.

JC: Jump if carry flag is 1

ex.

ex.

JNZ: Jump if zero flag is 0

ex.

JZ: Jump if zero flag is 1.

JM: Jump if sign flag is 1

ex.

JP: Jump if sign flag is 0

ex.

JPE: ~~Jump~~ Jump if parity flag is 1


ex.

JPO: Jump if parity flag is 0

ex.

Q.1. WAP to add 10 nos stored in successive memory location starting at 8100. Store the result in 8200 and 8201.

MVI C, 0A	9000H
SUB A	9002H
LXI H, 8100H	9003H
MOV B, A	9004H
ADD M	9007H
JNZ 900CH	9008H
INC B	900BH
INX H	900CH
DCR C	900DH
JNZ 9007H	900EH
STA 8200H	9012H
MOV A, B	9014H
STA 8201H	9015H
RST 1	9018H




Q.2. WAP to add 8-bit numbers are stored in consecutive memory location starting from 8500. Write a program to add them and store result in 8600.

9000H	MVI C, 08
9002H	SUB A
9003H	LXI H, 8500
9006H	MOV B, A
9007H	ADD M
9008H	JNC 900CH
900BH	INC B
900CH	INX H
900DH	DCR C
900EH	JNZ 9007H
9009H	STA 8600H
9014H	MOV A, B
9015H	STA 8601H
9018H	RST 1


Q.8. 6 8-bit data stored in memory location C050H. Transfer the entire block of data to new memory location starting from C070H.

LXI B, C050H	9000 H
LXI D, C070H	9003 H
MVI H, 06H	9006 H
LDAX B	9008 H
STAX D	9009 H
INX B	900A H
INX D	900B H
DCR H	900C H
JNZ 9008 H	900D H
RST 1	9010 H

MEMORY INTERFACE





4-bit memory register



Interface 4KB RAM and 4KB ROM with 8085 μ p

$$4KB = 2^2 \times 2^{10} \text{ bytes}$$

$$= 2^{12} \text{ bytes} \leftarrow \text{addresses}$$



Select ($\overline{CS}$) is obtained through two ways:


- Gate addressing
- Decoder addressing

→ Gate Addressing


Memory Map

	$A_{15} A_{14} A_{13} A_{12}$	$A_{11} \dots A_8$	$A_8 \dots A_4$	$A_3 \dots A_0$
0000H	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
0FFFH	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1
1000H	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0
1FFFH	0 0 0 1	1 1 1 1	1 1 1 1	1 1 1 1



$\overline{CS}$ for ROM



$\overline{CS}$ for RAM




→ Decoder Addressing



0000H — 0FFFH → ROM
1000H — 1FFFH → RAM

Interface 4K RAM, 8K RAM and 16K EPROM with 8085 μ p



$$2^4 \times 2^{10} = 2^{14}$$

Memory Map

	A_{15}	A_{14}	A_{13}	A_{12}	$A_{11}-A_8$	A_7-A_4	A_3-A_0
0000H	0	0	0	0	0 0 0 0	0 0 0 0	0 0 0 0
3FFFH	0	0	1	1	1 1 1 1	1 1 1 1	1 1 1 1
4000H	0	1	0	0	0 0 0 0	0 0 0 0	0 0 0 0
5FFFH	0	1	1	1	1 1 1 1	1 1 1 1	1 1 1 1
C000H	1	1	0	0	0 0 0 0	0 0 0 0	0 0 0 0
FFFFH	1	1	1	1	1 1 1 1	1 1 1 1	1 1 1 1