

# Final Project Report

## Pipelined Processor

Ali Asghar Yousuf - ay06993

Abdul Majid - at06616

Muneeb Shafique - ms06373

May 18, 2022



EE/CS 371L/330L Computer Architecture

Supervisors: Muhammad Umer Tariq - Aiman Najeeb

# Contents

<b>1</b>	<b>Task 1</b>	<b>1</b>
1.1	Assembly code . . . . .	1
1.2	Equivalent Python code . . . . .	2
1.3	Testing Assembly on Venus Simulator . . . . .	2
1.4	Explanation: Testing Sorting Algorithm on Single Cycle Processor . . . . .	3
1.5	Changes in Architecture . . . . .	4
<b>2</b>	<b>Task 2: Modifying Processor: Pipelined Processor</b>	<b>6</b>
2.1	Pipeline Registers . . . . .	6
2.2	Forwarding Unit . . . . .	8
<b>3</b>	<b>Task 3: Detecting Hazards</b>	<b>10</b>
3.1	Hazard Detection Module . . . . .	10
3.2	Testing Performance of Modules . . . . .	11

# 1 Task 1

## 1.1 Assembly code

```
1 addi x10, x0, 6      #initializing size of array
2 addi x6, x0, 0       #initializing i
3 addi x7, x0, 0       #initializing offset
4 addi x23, x0, 12     #initializing arbitrary number
5
6
7 #Inputting arbitrary values in the array
8 ARRAY: sw x23, 0x100(x7)      #storing in memory
9         addi x6, x6, 1       #i+=1
10        addi x7, x7, 4       #offset+=4
11        addi x23, x23, -2     #generating arbitrary values
12        beq x10, x6, Array_Done #i<size of array
13        beq x0, x0, ARRAY
14
15 Array_Done: #selection sort will start now
16
17 addi x7, x0, 0 #use for ILOOP
18 addi x8, x7, 1 #use for JLOOP
19 addi x6, x0, 0
20
21 LOOP_I: beq x10, x7, Sorting_Done
22        add x11, x6, x0      #[min_idx]=i
23        addi x8, x7, 1       #j+=1
24        addi x17, x6, 4      #off_j+=4
25
26 LOOP_J: beq x8, x10, SWAPPING
27        lw x12, 0x100(x17)    #array[j]
28        lw x13, 0x100(x11)    #array[min_idx]
29        blt x12, x13, Enter_if #if A[min_idx]>A[j]
30        back: addi x8, x8, 1   #increment j
31        addi x17, x17, 4      #off_j+=4
32        beq x0, x0, LOOP_J
33
34        return: addi x7, x7, 1 #i+=1
35        addi x6, x6, 4        #off_i+=4
36        beq x0, x0, LOOP_I
37
38 Enter_if: addi x11, x17, 0     #[min_idx]=j
39        beq x0, x0, back
40
41 SWAPPING: lw x15, 0x100(x11)  #A[min_idx]
42          lw x14, 0x100(x6)    #A[i]
43          sw x14, 0x100(x11)   #Changing locations
44          sw x15, 0x100(x6)
45          beq x0, x0, return
46
47 Sorting_Done:
```

Figure 1: Risc-V assembly code

## 1.2 Equivalent Python code

The following is the Sorting Algorithm in Python:

```
# Traverse through all array elements
for i in range(len(A)):

    # Find the minimum element in remaining
    # unsorted array
    min_idx = i
    for j in range(i+1, len(A)):
        if A[min_idx] > A[j]:
            min_idx = j

    # Swap the found minimum element with
    # the first element
    A[i], A[min_idx] = A[min_idx], A[i]
```

Figure 2: Sorting Algorithm in Python

## 1.3 Testing Assembly on Venus Simulator

Address	Registers	Memory		
	+0	+1	+2	+3
0x00000120	0	0	0	0
0x0000011c	0	0	0	0
0x00000118	0	0	0	0
0x00000114	12	0	0	0
0x00000110	10	0	0	0
0x0000010c	8	0	0	0
0x00000108	6	0	0	0
0x00000104	4	0	0	0
0x00000100	2	0	0	0

Figure 3: Snapshot of Memory

## 1.4 Explanation: Testing Sorting Algorithm on Single Cycle Processor

The selection sort algorithm sorts an array by repeatedly finding the minimum element (considering ascending order) from unsorted part and putting it at the beginning. The algorithm maintains two sub-arrays in a given array, the sub-array which is already sorted, remaining sub-array which is unsorted. In every iteration of selection sort, the minimum element (considering ascending order) from the unsorted sub-array is picked and moved to the sorted sub-array.

To implement this algorithm in assembly the following approach has been used. Firstly, we initialize an array in the memory with arbitrary values which has been done using the initial loop. Once the array is populated with values two loops have been made use of to sort the already present values in the array. The minimum (min-index) is initialized to location 0 after the array is traversed to locate the min element. While traversing if an element is found to be smaller than min-index both values have been swapped. At this stage min-index is incremented to point to the next element. This process has been repeated until the entire array is sorted.

To test the working of this assembly code on our processor alterations were made to the module Instruction Memory. Hex codes for each instruction were found and loaded into the subsequent locations of the array (Figure 5). To verify our results additional registers in our case 6 (number of values stored in the array) were defined in the module Data Memory and their values were compared which demonstrated sorting by showcasing each switch of element in the array. (Figure 6) The following is demonstrated in the following snapshot of the EP-wave generated after running the code.

EDA playground Link for Task 1:

<https://www.edaplayground.com/x/k9ej>




Figure 4: Snapshot of EP-Wave: Result Testing

## 1.5 Changes in Architecture

```

13  initial
14  begin
15      {Array[138], Array[137], Array[136], Array[135]} = 32'hfc000ee3; //beq x0 x0 -36
16      {Array[134], Array[133], Array[132], Array[131]} = 32'h10f33023; //sw x15 256(x6)
17      {Array[130], Array[129], Array[128], Array[127]} = 32'h10E58023; //sw x14 256(x11)
18      {Array[126], Array[125], Array[124], Array[123]} = 32'h10033703; //lw x14 256(x6)
19      {Array[122], Array[121], Array[120], Array[119]} = 32'h10058783; //lw x15 256(x11)
20
21      {Array[118], Array[117], Array[116], Array[115]} = 32'hfe000e3; //beq x0 x0 -28
22      {Array[114], Array[113], Array[112], Array[111]} = 32'h00088593; //addi x11 x17 0
23      {Array[110], Array[109], Array[108], Array[107]} = 32'hfc000e3; //beq x0 x0 -52
24      {Array[106], Array[105], Array[104], Array[103]} = 32'h00830313; //addi x6 x6 8
25      {Array[102], Array[101], Array[100], Array[99]} = 32'h00138393; //addi x7 x7 1
26      {Array[98], Array[97], Array[96], Array[95]} = 32'hfe000e3; //beq x0 x0 -24
27      {Array[94], Array[93], Array[92], Array[91]} = 32'h00888893; //addi x17 x17 8
28      {Array[90], Array[89], Array[88], Array[87]} = 32'h00140413; //addi x8 x8 1
29      {Array[86], Array[85], Array[84], Array[83]} = 32'h00d64e63; //blt x12 x13 28
30      {Array[82], Array[81], Array[80], Array[79]} = 32'h10058683; //lw x13 256(x11)
31
32      {Array[78], Array[77], Array[76], Array[75]} = 32'h10088603; //lw x12 256(x17)
33      {Array[74], Array[73], Array[72], Array[71]} = 32'h02a40863; //beq x8 x10 48
34      {Array[70], Array[69], Array[68], Array[67]} = 32'h00830893; //addi x17 x6 8
35      {Array[66], Array[65], Array[64], Array[63]} = 32'h00138413; //addi x8 x7 1
36      {Array[62], Array[61], Array[60], Array[59]} = 32'h000305b3; //add x11 x6 x0
37      {Array[58], Array[57], Array[56], Array[55]} = 32'h04750a63; //beq x10 x7 84
38      {Array[54], Array[53], Array[52], Array[51]} = 32'h00000313; //addi x6 x0 0
39      {Array[50], Array[49], Array[48], Array[47]} = 32'h00138413; //addi x8 x7 1
40      {Array[46], Array[45], Array[44], Array[43]} = 32'h00000393; //addi x7 x0 0
41      {Array[42], Array[41], Array[40], Array[39]} = 32'hfe000e3; //beq x0 x0 -20
42      {Array[38], Array[37], Array[36], Array[35]} = 32'h00650463; //beq x10 x6 8
43      {Array[34], Array[33], Array[32], Array[31]} = 32'hffeb8b93; //addi x23 x23 -2
44
45      {Array[30], Array[29], Array[28], Array[27]} = 32'h00838393; //addi x7 x7 8
46
47      {Array[26], Array[26], Array[25], Array[24]} = 32'h00130313; //addi x6 x6 1
48      {Array[23], Array[22], Array[21], Array[20]} = 32'h1738023; //sw x23 256(x7)
49      {Array[19], Array[18], Array[17], Array[16]} = 32'h00c00b93; //addi x23 x0 12
50      {Array[11], Array[10], Array[9], Array[8]} = 32'h00000393; //addi x7 x0 0
51      {Array[7], Array[6], Array[5], Array[4]} = 32'h00000313; //addi x6 x0 0
52      {Array[3], Array[2], Array[1], Array[0]} = 32'h00600513; //addi x10 x0 6
53
54  end
55
56 endmodule

```

Figure 5: Changes in Instruction Memory Module

```

277 module DataMemory(input clk, Memread, Memwrite,
278                   input [63:0] Writedata, address,
279                   output reg [63:0] readdata,
280                   output reg [63:0] check1,
281                   output reg [63:0] check2,
282                   output reg [63:0] check3,
283                   output reg [63:0] check4,
284                   output reg [63:0] check5,
285                   output reg [63:0] check6);
286
287
288
289 reg [7:0] Registers [1233:0];
290
291 assign check1 = Registers[256];
292 assign check2 = Registers[264];
293 assign check3 = Registers[272];
294
295 assign check4 = Registers[280];
296 assign check5 = Registers[288];
297 assign check6 = Registers[296];
298

```

Figure 6: Changes in Data Memory Module

### Further Changes in Control Unit:

As shown in Figure 1 the assembly code includes a blt instruction which is used to find the minimum value from the entire array. The following modifications were made to the Control Unit to cater for this additional type of assembly. Along with the 7 outputs leaving the Control Unit an eighth one was added by the name of branch-blt. This signal is activated, and inputted into an AND gate along with the output from the ALU whose most significant is 1 is the first value is lesser than the second. After passing through the AND gate it further enters the OR gate with the regular signal before it goes into the MUX.

```

151 module ControlUnit(input[6:0] opcode,
152                    output reg branch_eq, MemRead, MemtoReg, MemWrite, ALUsrc, RegWrite,
153                    output reg [1:0] ALU_Op, input[2:0] func3,
154                    output reg branch_blt);
155
156     always @(*)
157     begin
158         case(opcode)
159             7'b0110011 :
160             begin
161                 ALUsrc=1'b0;MemtoReg=1'b0;RegWrite=1'b1;MemRead=1'b0;MemWrite=1'b0;
162                 branch_eq=1'b0;branch_blt=1'b0;
163                 ALU_Op[1:0]=2'b10;
164             end // If sel=0, output can be a
165             7'b0000011 :
166             begin
167                 ALUsrc=1'b1;MemtoReg=1'b1;RegWrite=1'b1;MemRead=1'b1;MemWrite=1'b0;
168                 branch_eq=1'b0;branch_blt=1'b0;
169                 ALU_Op[1:0]=2'b00;
170             end
171
172             // If sel=1, output is b
173             7'b0100011 :
174             begin
175                 ALUsrc=1'b1;MemtoReg=1'bx; RegWrite=1'b0; MemRead=1'b0; MemWrite=1'b1;
176                 branch_eq=1'b0;branch_blt=1'b0;
177                 ALU_Op[1:0]=2'b00;
178             end
179
180             // If sel=2, output is c
181             7'b1100011:
182             begin
183                 ALUsrc=1'b0;MemtoReg=1'bx;RegWrite=1'b0;MemRead=1'b0;MemWrite=1'b0;
184                 if (func3==3'b000)
185                 begin
186                     branch_eq=1'b1;branch_blt=1'b0;
187                 end
188                 if (func3==3'b100)
189                 begin
190                     branch_eq=1'b0;branch_blt=1'b1;
191                 end
192                 ALU_Op[1:0]=2'b01;
193             end
194             7'b0010011:
195             begin
196                 ALUsrc=1'b1;MemtoReg=1'b0;RegWrite=1'b1;MemRead=1'b0;MemWrite=1'b0;
197                 branch_eq=1'b0;branch_blt=1'b0;
198                 ALU_Op[1:0]=2'b00;
199             end
200             // If sel is something, out is commonly
201         endcase
202     end
203 endmodule

```

Figure 7: Changes in Control Unit for blt

## 2 Task 2: Modifying Processor: Pipelined Processor

### 2.1 Pipeline Registers

The following figures represent pipeline registers which are used to store values between stages. They take their new values on the positive edge of the clk and if "reset" equals 1 then their values are initialized to 0. Connections have been made between these 4 different register to include control information and circuitry.

```
10
19 initial
20   begin
21     rd_out = 0;ALU_result_out = 0;read_data_out = 0;reg_write_out= 0;mem_to_reg_out= 0;
22   end
23
24   always @(posedge clk or reset)
25     begin
26       if (reset)
27         begin
28           rd_out = 0;
29           ALU_result_out = 0;
30           read_data_out = 0;
31           reg_write_out= 0;
32           mem_to_reg_out= 0;
33         end
34       else if (clk)
35         begin
36           rd_out = rd;
37           ALU_result_out = ALU_result;
38           read_data_out = read_data;
39           reg_write_out= reg_write;
40           mem_to_reg_out= memto_reg;
41         end
42     end
43 endmodule
```

Figure 8: Changes in MEM/Write Back Register

```
60
67 module IF_ID(input clk, reset,
68               input [31:0] instruction,
69               input [63:0] PC_Out,
70               output reg [31:0] IF_ID__instruction,
71               output reg [63:0] IF_ID__PC_Out);
72
73   initial
74     begin
75       IF_ID__instruction = 0;
76       IF_ID__PC_Out = 0;
77     end
78
79     always @(posedge clk or reset)
80       begin
81         if (reset == 1'b1)
82           begin
83             IF_ID__instruction = 0;
84             IF_ID__PC_Out = 0;
85           end
86         else if ( clk==1)
87           begin
88             IF_ID__instruction = instruction;
89             IF_ID__PC_Out = PC_Out;
90           end
91       end
92 endmodule
```

Figure 9: Changes in instruction Fetch/Instruction Decode Register



```

94 module ID_EX( input brancheq,branchb1t, MemRead, MemtoReg, MemWrite, clk,reset,ALUSrc, RegWrite,
95               input [1:0] ALU_Op, input [63:0] readdata1,readdata2,immediate,pc_out,
96               input [4:0] rs1, rs2, rd ,
97               input[3:0] func,
98               output reg brancheq_out,branchb1t_out, MemRead_out, MemtoReg_out, MemWrite_out, ALUSrc_out, RegWrite_out,
99               output reg [1:0] ALU_Op_out,
100               output reg [63:0] readdata1_out,readdata2_out,immediate_out,pc_out_out,
101               output reg [4:0] rs1_out, rs2_out, rd_out ,
102               output reg [3:0] func_out);
103
104   initial
105   begin
106     brancheq_out=0;branchb1t_out=0;MemRead_out=0;ALU_Op_out=0;
107     MemWrite_out=0;ALUSrc_out=0;ALU_Op_out=0;RegWrite_out=0; readdata1_out=0;
108     readdata2_out=0;immediate_out=0;pc_out_out=0;rs1_out= 0;rs2_out=0;rd_out=0;func_out=0;
109   end
110
111   always @(*)
112   begin
113     if (reset==1'b1)
114     begin
115       brancheq_out=0;branchb1t_out=0;MemRead_out=0;MemtoReg_out=0;
116       MemWrite_out=0;ALUSrc_out=0;ALU_Op_out=0;RegWrite_out=0;readdata1_out=0;
117       readdata2_out=0;immediate_out=0;pc_out_out=0;rs1_out= 0;rs2_out=0;rd_out=0;func_out=0;
118     end
119
120     else if (clk==1)
121     begin
122       MemRead_out=MemRead;MemtoReg_out=MemtoReg;MemWrite_out=MemWrite;ALUSrc_out=ALUSrc;ALU_Op_out=ALU_Op;RegWrite_out=RegWrite;
123       readdata1_out=readdata1;readdata2_out=readdata2;immediate_out=immediate;pc_out_out=pc_out;rs1_out= rs1;rs2_out=rs2;rd_out=rd;func_out=func;
124     end
125   end
126 endmodule

```

Figure 10: Changes in Instruction Decode/Execute Register

```

2
3
4 module EX_MEM(input clk, reset,input [4:0] rd,input [63:0] write_data , input branch_MUX,input [63:0] ALU_result, PC_out,
5 input zero,branch,MemRead, MemWrite,RegWrite,MemtoReg, output reg [4:0] rd_out ,output reg [63:0] write_data_out, output reg branch_MUX_out,output reg [63:0] ALU_result_out,
6               output reg zero_out,branch_out,MemRead_out, MemWrite_out,RegWrite_out,MemtoReg_out, output reg [63:0] PC_out_out
7 );
8
9   initial
10   begin
11     PC_out_out=0;
12     rd_out = 0;
13     write_data_out=0;
14     ALU_result_out = 0;
15     branch_MUX_out=0;
16     zero_out=0;
17     branch_out=0;
18     MemRead_out=0;
19     MemWrite_out=0;
20     RegWrite_out=0;
21     MemtoReg_out=0;
22   end
23
24   always @(posedge clk ,posedge reset)
25   begin
26     if (reset==1)
27     begin
28       PC_out_out=0;
29       rd_out = 0;
30       write_data_out=0;
31       ALU_result_out = 0;
32       branch_MUX_out=0;
33       zero_out=0;
34       branch_out=0;
35       MemRead_out=0;
36       MemWrite_out=0;
37       RegWrite_out=0;
38       MemtoReg_out=0;
39     end
40
41     else if (clk==1)
42     begin
43       PC_out_out=PC_out;
44       rd_out=rd ;
45       write_data_out=write_data;
46       ALU_result_out=ALU_result ;
47       branch_MUX_out=ALU_result ;
48       zero_out= zero;
49       branch_out=branch ;
50       MemRead_out=MemRead;
51       MemWrite_out=MemWrite;
52       RegWrite_out= RegWrite ;
53       MemtoReg_out=MemtoReg ;
54     end
55   end
56 endmodule

```

Figure 11: Changes in Execute/Mem Register

## 2.2 Forwarding Unit

The Forward Unit is responsible for comparing the rd values of the EX-MEM and MEM-WB instructions with rs1 and rs2 values of ID-EX. If they equal each other, the value of the regwrite is observed for EX-MEM and MEM-WB. In the case where it is 1 i.e. the next instructions is writing to the register Forward A and Forward B signals are sent accordingly to resolve the hazard.

Figure 13 shows the different requirements that must be fulfilled to generate the required forwarding signals. Once the necessary Forwarding signals have been generated they are sent to the MUX (Figure 14) which is responsible for deciding the signals that are to be used as inputs in the ALU unit.

```

607 module Forwarding_Unit(input [4:0] ID_EX_Rs1, ID_EX_Rs2,
608                        |input [4:0] EX_MEM_Rd,
609                        |input EX_MEM_RegWrite,
610                        |input [4:0] MEM_WB_Rd,
611                        |input MEM_WB_RegWrite,
612                        |output reg [1:0] Forward_A, Forward_B);
613
614 always @(*)
615 begin
616     //checking with the next instruction (rs1) with rd
617     if (EX_MEM_Rd == ID_EX_Rs1 && EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0)
618     begin
619         Forward_A = 2'b10; //10
620     end
621     //checking with the next to next instruction (rs1) with rd and generating control signal for rs1 mux according to the textbook
622     else if (MEM_WB_Rd == ID_EX_Rs1 && MEM_WB_RegWrite == 1 && MEM_WB_Rd != 0
623             && !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 && EX_MEM_Rd == ID_EX_Rs1))
624     begin
625         Forward_A = 2'b01; //01
626     end
627     else
628     begin
629         Forward_A = 2'b00; //00
630     end
631
632     //FORWARD B LOGIC
633     //checking with the next instruction (rs2) with rd and generating control signal according to the textbook table
634
635     if (EX_MEM_Rd == ID_EX_Rs2 && EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0)
636     begin
637         Forward_B = 2'b10; //10
638     end
639     //checking with the next instruction (rs2) with rd and generating control signal according to the textbook table
640     else if (MEM_WB_Rd == ID_EX_Rs2 && MEM_WB_RegWrite == 1 && MEM_WB_Rd != 0
641             && !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 && EX_MEM_Rd == ID_EX_Rs2))
642     begin
643         Forward_B = 2'b01; //01
644     end
645     // No Hazard because of rs2
646     else
647     begin
648         Forward_B = 2'b00; //00
649     end
650 end
651 endmodule
652

```

Figure 12: Forwarding Unit

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

Figure 13: Mux Control Signals

```

module fourinputmux(input [63:0] one, two ,three, four , input [1:0] sel_pin, output reg [63:0] mux_result)
  always @(*)
  begin
    if (sel_pin==2'b00)
      mux_result=one;
    else if (sel_pin ==2'b01)
      mux_result=two;
    else if (sel_pin==2'b10)
      mux_result=three;
    else if (sel_pin==2'b11)
      mux_result=four;
  end
endmodule

```

Figure 14: Mux

0x00a00493	addi x9 x0 10	addi x9,x0,10
0x00700413	addi x8 x0 7	addi x8 , x0,7
0x008484b3	add x9 x9 x8	add x9,x9,x8
0x008484b3	add x9 x9 x8	add x9,x9,x8

Figure 15: Test Cases used to test forwarding

## TASK 2:

EDA playground link: <https://edaplayground.com/x/jBrB>




Figure 16: Test Cases used to test forwarding

### 3 Task 3: Detecting Hazards

#### 3.1 Hazard Detection Module

The hazard detection (Figure 15) has the ability to introduce the effect equivalent to that of a bubble. This is done when the next instruction is a load hence a valid hazard. To achieve this result the mux controller is set to zero thereby setting the control signals to zero making the instruction an effective zero. Along with this unit, a separate mux (Figure 16) is used which takes input as the mux controller pin and changes them to zero if the need be. Furthermore, pc-write and if-write signals which prevent writing to pc and pipeline registers when the hazard detection unit is activated to introduce the bubble effect.

```

module hazard_detection_unit(input [4:0] if_id_rs1, if_id_rs2, id_ex_rd, input Memread, output reg mux_controller, PC_write, if_id_write)
initial
begin
mux_controller=1;
PC_write=1;
if_id_write=1;
end
always @(*)
begin
if ((if_id_rs1==id_ex_rd || if_id_rs2==id_ex_rd) && Memread==1)
begin
mux_controller=0;
PC_write=0;

if_id_write=0;
end

else
begin
mux_controller=1;
PC_write=1;
if_id_write=1;
end
end
end
endmodule

```

Figure 17: Hazard Detection

This section of the code present in the module IF-ID specifically prevents it from writing back.

```

680 module Hazard_detection_MUX( input  sel, branch_eq, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite,
681                             input [1:0] ALU_Op, input branch_blt,
682                             output reg branch_eq_haz, MemRead_haz, MemtoReg_haz, MemWrite_haz, ALUSrc_haz, RegWrite_haz,
683                             output reg [1:0] ALU_Op_haz,
684                             output reg branch_blt_haz);
685
686     always @ (*)
687     begin
688         if (sel==0)
689         begin
690             branch_eq_haz=0;
691             MemRead_haz=0;
692             MemtoReg_haz=0;
693             MemWrite_haz=0;
694             ALUSrc_haz=0;
695             RegWrite_haz=0;
696             ALU_Op_haz=0;
697             branch_blt_haz=0;
698         end
699         if (sel==1)
700         begin
701             branch_eq_haz=branch_eq;
702             MemRead_haz=MemRead;
703             MemtoReg_haz=MemtoReg;
704             MemWrite_haz=MemWrite;
705             ALUSrc_haz=ALUSrc;
706             RegWrite_haz=RegWrite;
707             ALU_Op_haz=ALU_Op;
708             branch_blt_haz=branch_blt;
709         end
710     end
711 end
712 endmodule

```

Figure 18: Hazard Detection Mux

```

    else if ( if_id_write==1)
    begin
        IF_ID__instruction = instruction;
        IF_ID__PC_Out = PC_Out;
    end
end

```

Figure 19: Hazard Detection Mux

### 3.2 Testing Performance of Modules

The EP\_Wave shows that the final result is 17 in hexadecimal i.e 23 which is the expected result hence proving that the alterations made to modules in section 3.1 are correct. Despite the apparent hazard in the assembly our pipelined processor resolves the issue.

```

2 addi x10,x0,0
3 lw x9,50(x10)
4 addi x9,x9,1
5

```

(a) Assembly Code

```

51 Registers[48]=0;
52 Registers[49]=0;
53   Registers[50]=64'd22;
54 Registers[51]=0;
55 Registers[52]=0;

```

(b) Data-Memory

Figure 20: Testing




Figure 21: EP-Wave results

### TASK 3:

EDA playground link: <https://edaplayground.com/x/Xg.i>