

A 210 nW 29.3 ppm/°C 0.7 V Voltage Reference with a Temperature Range of -50 to 130 °C in 0.13 μm CMOS

Junghyup Lee and SeongHwan Cho

Department of EE, KAIST, Daejeon, Republic of Korea.
Email: emwave@kaist.ac.kr, chosta@ee.kaist.ac.kr

Abstract

A low-voltage, low-power CMOS voltage reference with high temperature stability in a wide temperature range is presented. The temperature dependence of mobility and oxide capacitance is removed by employing transistors in saturation and triode regions and the temperature dependence of threshold voltage is removed by exploiting the transistors in weak inversion region. Implemented in 0.13μm CMOS, the proposed voltage reference achieves temperature coefficient of 29.3ppm/°C against temperature variation of -50 – 130°C and line sensitivity of 337ppm/V against supply variation of 0.7–1.8V, while consuming 210nW from 0.7V supply and occupying 0.023mm².

Keywords: Voltage reference, low power, low voltage, temperature compensation

Introduction

Over the past decade, low-voltage circuits have received much attention due to the growing interest in extremely low-power applications such as self-powered sensors. While various low-voltage, low-power circuits have been proposed for analog, RF and digital circuits [1-4], low-voltage voltage reference, an essential building block for low-voltage electronics, has not received as much attention. Although several low-voltage voltage references have recently been presented [6-9], none of them covers all the key properties of a voltage reference, which are output voltage stability against temperature and supply variations over a wide temperature range and low power consumption. In this paper, a 0.7V voltage reference is presented which achieves temperature sensitivity of 29.3 ppm/°C over a temperature range of -50 ~ 130°C, which is nearly twice the operating range of previously reported state-of-the-art voltage references.

Proposed Low-Voltage Low-Power Voltage Reference

The schematic of the proposed voltage reference is shown in Fig. 1, where M₁ and M₂ operate in saturation and triode regions, respectively and M₃ ~ M₆ and M₇ act as current sources. By using first order I-V equations of a MOSFET in strong inversion region, the output reference voltage, V_{OUT}, can be expressed as,

$$V_{OUT} = V_{TH} + V_{DS2} \left[\frac{K_2}{K_1} + \sqrt{\left(\frac{K_2}{K_1} \right)^2 - \frac{K_2}{K_1}} \right] \quad (1)$$

where K₁ and K₂ are the ratios of the width and length of M₁ and M₂, respectively. As can be seen, V_{OUT} is unaffected by the temperature dependence of mobility and gate oxide capacitance and is affected only by the temperature dependence of the threshold voltage and V_{DS2}. The threshold voltage of a MOSFET can be modeled as the following equation [5],

$$V_{TH}(T) = V_{TH0} - K_{VTH}T \quad (2)$$

where T is the absolute temperature, V_{TH0} is the threshold voltage at 0K and K_{VTH} is the temperature coefficient of the threshold voltage. Since V_{TH} is proportional to temperature with a negative temperature coefficient, current source formed by M₃ ~ M₆ should be designed such that V_{DS2} is proportional to temperature with a positive temperature coefficient, in order to achieve temperature independent V_{OUT}. This is achieved by having M₃ ~ M₄ in weak inversion region where current depends on thermal voltage that has positive

temperature coefficient. With M₂ in triode region and thus acting as a resistor, M₃ and M₄ can be operated in the weak inversion region and hence the following equation can be obtained,

$$V_{DS2} = V_{GS4} - V_{GS3} = mV_T \ln \left(\frac{K_3}{K_4} \right) = m \frac{kT}{q} \ln \left(\frac{K_3}{K_4} \right) \quad (3)$$

where V_T is the thermal voltage and m is the subthreshold slope parameter. Substituting (3) and (2) into (1), the output voltage of the voltage reference can be described as

$$V_{OUT} = V_{TH0} - \left[K_{VTH} - \frac{mk}{q} \ln \left(\frac{K_3}{K_4} \right) \cdot \left(\frac{K_2}{K_1} + \sqrt{\left(\frac{K_2}{K_1} \right)^2 - \frac{K_2}{K_1}} \right) \right] T. \quad (5)$$

Note that the output voltage is independent of the supply voltage to the first-order. To minimize the supply sensitivity to second-order effects such as channel length modulation, an opamp based on two-stage topology is added. The temperature coefficient of V_{OUT} can be set to zero if the following condition is met.

$$\frac{qK_{VTH}}{mk} = \ln \left(\frac{K_3}{K_4} \right) \left[\frac{K_2}{K_1} + \sqrt{\left(\frac{K_2}{K_1} \right)^2 - \frac{K_2}{K_1}} \right]. \quad (7)$$

The minimum supply voltage is determined by the condition that M₅ has to operate in the saturation region and hence,

$$V_{DD} > V_{OUT} + V_{OV5} \quad (8)$$

where V_{OV5} is the overdrive voltage of M₅ which is approximately 0.2V. With V_{OUT} of about 0.5V, the proposed circuit operates down to a supply voltage of about 0.7 V.

Experimental Results

The proposed voltage reference is fabricated in a 0.13μm standard CMOS process. The die micrograph is shown in Fig. 2 where the core area is about 165 × 140 μm². The voltage reference consumes 210nW from 0.7V supply. To verify the stability of the generated output voltage, temperature and supply voltage are varied from -50 °C to 130°C and from 0.7 V to 1.8 V, respectively. Measured results are shown in Fig. 3, where it can be seen that the proposed voltage reference has a temperature drift of ±1.07mV which corresponds to a temperature coefficient of 23.8 ppm/°C. The line sensitivity of the voltage reference is 337ppm/V as shown in Fig. 3 (b). In order to investigate the effect of process variation, the distribution of temperature coefficient of twelve samples from the same lot is shown in Fig. 4. The average and the standard deviation of temperature coefficient are 29.3ppm/°C and 5.2ppm/°C, respectively. The performance of the voltage reference is summarized and compared with that of the recently reported CMOS voltage references in Table I. It can be seen that the proposed voltage reference achieves the widest temperature range by approximately a factor of two and the lowest supply voltage. Moreover, under this wide temperature range, the temperature stability of the reference voltage is comparable to the state-of-the-art works. Another notable fact is that all previous works are based on old process technologies which allow the use of very long length devices (up to 150μm) for improved line sensitivity. The proposed circuit is based on shorter length technology which prohibits the use of a long devices (< 50μm). Lastly, a key merit of the proposed voltage reference is its simplicity compared to others and hence can be easily adapted in various applications.

Acknowledgment

The authors would like to thank the IDEC of Korea for the fabrication of the MPW and CAD tools. This work was supported by Basic Science Research Program through the National Research Foundation funded by the Ministry of Education, Science and Technology (2010-0025339).

References

- [1] N. Stanic et al., "A 2.4-GHz ISM-band sliding-IF receiver with a 0.5-V supply," *IEEE J. Solid-State Circuits*, vol. 43, pp. 1138-1145, May 2008.
- [2] D. Park and S.H. Cho, "An adaptive body-biased VCO with voltage-boosted switched tuning in 0.5-V supply," *ESSCIRC*, 2006.
- [3] J. Sauerbrey and et al., "A 0.5-V 1- μ W Successive Approximation ADC," *IEEE J. Solid-State Circuits*, vol. 38, pp. 1261-1265, July 2003.
- [4] A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," *IEEE J. Solid-State Circuits*, vol. 40, pp. 310-319, Jan. 2005.
- [5] R. F. Pierret, *Semiconductor Device Fundamentals*, MA: Addison-Wesley, 1996.
- [6] K. N. Leung and P. K. T. Mok, "A CMOS voltage reference based on weighted ΔV_{GS} for CMOS low-dropout linear regulators," *IEEE J. Solid-State Circuits*, vol. 38, pp. 146-150, Jan. 2003.
- [7] G. D. Vita and et al., "A 300 nW, 12 ppm/ $^{\circ}$ C voltage reference in a digital 0.35- μ CMOS process," *Symposium on VLSI Circuits*, pp. 81-82, 2006.
- [8] G. D. Vita and G. Iannaccone, "A sub-1-V, 10 ppm/ $^{\circ}$ C, nanopower voltage reference generator," *IEEE J. Solid-State Circuits*, vol. 42, pp. 1536-1542, July 2007.
- [9] K. Ueno, T. Hirose and T. Asai, "A 300 nW, 15 ppm/ $^{\circ}$ C, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 44, pp. 2047-2054, July 2009.




Fig. 1. Schematics of proposed voltage reference circuit. (Start-up circuit not shown)

Table I. Performance summary and comparison

	[9]	[8]	[7]	[6]	This work
Process [CMOS]	0.35 μ m	0.35 μ m	0.35 μ m	0.6 μ m	0.13 μ m
Temp. Range [$^{\circ}$ C]	-20 to 80	0 to 80	0 to 80	0 to 100	-50 to 130
VDD [V]	1.4 to 3	0.9 to 4	1.5 to 4.3	1.4 to 3	0.7 to 1.8
V _{REF} [mV]	745 \pm 14	670	890	310 \pm 20	501 \pm 24
Power [μ W]	0.3 @ 1.4 V	0.036 @ 0.9 V	0.3 @ 2 V	29.1 @ 3 V	0.21 @ 0.7 V
Temp. Coefficient [ppm/ $^{\circ}$ C]	Min. = 7 Max. = 45 Avg. = 15	10 to 20	12 to 22	Min. = 2.7 Max. = 62 Avg. = 37	Min. = 23.8 Max. = 41.1 Avg. = 29.3
Line Sensitivity [ppm/V]	20	2700	4600	1600	337
Chip Area [mm ²]	0.055	0.045	0.015	0.055	0.023
Samples	17	1	1	15	12




Fig. 2. Micrograph of chip.





Fig. 3. Measured output voltage against (a) temperature and (b) supply voltage.




Fig. 4. Distribution of temperature coefficient for 12 samples.