

**CSE 232 SPRING 2020**

**HOMEWORK 3**

**Ali BAHAR**

**171044066**

**1) Compute the clock period for the following clock frequencies.**

Clock period =  $1 / \text{clock frequencies}$

**a. 50 kHz (early computers)**

$$1 / (50 \times 10^3) = 2 \times 10^{-5} = 20 \times 10^{-6} \\ = 20 \text{ microsecond}$$

**b. 300 MHz (Sony Playstation 2 processor)**

$$1 / (300 \times 10^6) = 0.333 \times 10^{-8} = 3.33 \times 10^{-9} \\ = 3.33 \text{ nanosecond}$$

**c. 3.4 GHz (Intel Pentium 4 processor)**

$$1 / (3.4 \times 10^9) = 0.294 \times 10^{-9} \\ = 0.294 \text{ nanosecond}$$


**d. 10 GHz (PCs of the early 2010s)**

$$1 / (10 \times 10^9) = 0.1 \times 10^{-9} \\ = 0.1 \text{ nanosecond}$$


**e. 1 THz (1 terahertz) (PCs of the future?)**

$$1 / (10^{12}) = 1 \times 10^{-12} \\ = 1 \text{ picosecond}$$

2. Trace the behavior of a level-sensitive SR latch for the input pattern in below figure. Assume S1, R1, and Q are initially 0. Complete the timing diagram for S1, R1 and Q, assuming logic gates have a tiny but non-zero delay.



3. Compare the behavior of D latch and D flip-flop devices by completing the timing diagram adding Q (latch) and Q (flip-flop) in below figure. Provide a brief explanation of the behavior of each device. Assume each device initially stores a 0.



4. FSMs with the following numbers of states, indicate the smallest possible number of bits for a state register representing those states:

a. 4

$$= 2$$

b. 8

$$= 3$$

c. 9

$$= 4$$


d. 23

$$= 5$$


e. 900

$$= 10$$


5. If an FSM has  $N$  states, what is the maximum number of possible transitions that could exist in the FSM? Assume that no pair of states has more than one transition in the same direction, and that no state has a transition point back to itself. Assuming there are a large number of inputs, meaning the number of transitions is not limited by the number of inputs? Hint: try for small  $N$ , and then generalize.



$N = 2$ ,  
there is 2  
transition.




$N = 3$ ,  
there is 6  
transition.



$N = 4$ ,  
there is 12  
transition.

There is  $N \times (N-1)$  possible transitions that could be in the FSM.

6. Draw a state diagram for an FSM with no inputs and three outputs x, y, and z. xyz should always exhibit the following sequence: 000, 001, 010, 100, repeat. The output should change only on a rising clock edge. Make 000 the initial state. Using the process for designing a controller, convert the FSM to a controller, stopping once you have created the truth table and derive the Boolean expressions.



s1	s0	n1	n0	x	y	z
0	0	0	1	0	0	0
0	1	1	0	0	0	1
1	0	1	1	0	1	0
1	1	0	0	1	0	0


$$n0 = s0'$$

$$n1 = s1 \text{ XOR } s0$$


$$z = s1' \cdot s0$$

$$y = s1 \cdot s0'$$

$$x = s1 \cdot s0$$



7. A wristwatch display can show one of four items: the time, the alarm, the stopwatch, or the date, controlled by two signals  $s_1$  and  $s_0$  (00 displays the time, 01 the alarm, 10 the stopwatch, and 11 the date—assume  $s_1s_0$  control an N-bit mux that passes through the appropriate register). Pressing a button  $B$  (which sets  $B = 1$ ) sequences the display to the next item. For example, if the presently displayed item is the date, the next item is the current time. Create a state diagram for an FSM describing this sequencing behavior, having an input bit  $B$ , and two output bits  $s_1$  and  $s_0$ . Be sure to only sequence forward by one item each time the button is pressed, regardless of how long the button is pressed—in other words, be sure to wait for the button to be released after sequencing forward one item. Use short but descriptive names for each state. Make displaying the time be the initial state. Using the process for designing a controller, convert the FSM to a controller, stopping once you have created the truth table and derive the Boolean expressions.



$s_2$	$s_1$	$s_0$	$B$	$n_2$	$n_1$	$n_0$
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	1
0	0	1	1	0	0	1
0	1	0	0	1	1	0
0	1	0	1	0	1	0
0	1	1	0	1	1	1
0	1	1	1	0	1	1
1	0	0	0	1	0	0
1	0	0	1	0	0	1
1	0	1	0	1	0	1
1	0	1	1	0	1	0
1	1	0	0	1	1	0
1	1	0	1	0	1	1
1	1	1	0	1	1	1
1	1	1	1	0	0	0

$$n2 = B'$$

$$n1 = s2.B (s1 \text{ XOR } s0) + s1.(s2' + B')$$

$$n0 = s2.s0'.B + s0.(B' + s2')$$

(actual outputs are n0 ,n1. There is n2 to prevent the button long pressing)

