
CSE 331/503 Computer Organization Homework 3 Ali Bahar – 171044066

Datapath Design:

I have designed adder and shift register.




Truth Table:

s2	s1	s0	start	Product_0	Is_done	n2	n1	n0
0	0	0	0	х	Х	0	0	0
0	0	0	1	х	Х	0	0	1
0	0	1	Х	х	Х	0	1	0
0	1	0	Х	0	Х	1	0	0
0	1	0	Х	1	Х	0	1	1
0	1	1	х	х	х	1	0	0
1	0	0	х	х	х	1	0	1
1	0	1	Х	х	0	0	1	0
1	0	1	х	х	1	0	0	0


n2 = s2'.s1.(s0'p'+s0') + s2.s1'.s0'

n1 = s1'.s0.(s2' + s2.done') + s2'.s1.s0

n0 = s1'.s0'(s2'.start + s2) + s2's1s0'.p




Control Unit Design:




All Tests are added to "mult32.circ".


Test Case 1:




Test Case 2:




Test Case 3:




Test Case 4:




Test Case 5:



Test Case 6:



Test Case 7:



Test Case 8:

