




Digital Logic Design – Fall 2024

CA4 - Sequential Circuit Design

Ali Borzoozadeh – 810102410


Datapath

Datapath



Controller - FSM

Moore-type state diagram



IDLE: $rst = 1, done = 0, sel = 0, en_counter = 0$

read memory: $rst = 0, en_counter = 1$

first multiplication: $en_counter = 0$


second multiplication: $sel = 1$

subtraction


finish: $done = 1$

Determinant Calculator 2*2

Determinant Calculator 2*2



Main Module



Main Module (Waveforms from TB)

In this testbench, radix is on decimal and after turning off the reset and turning on the start signal, the start address is 2. The calculation will be completed and the output is 3813 and done signal is high. Before that the start address was changed to 5. As we can see the output is -3072 and done signal is high and it's true. The calculations for start address = 4, have not been performed because the start signal is low and done signal remains high until start is low. Outputs like 5888 and 7552 are not valid because done signal is low.

