

Project #2 Assignment

03.06.2021

Project #2 Assignment

20 instructions


- R-format (6) : balrz, brn, brz, sll, sllv, srlv
- I-format (11) : andi, nori, xori, bgez, bgezal, bgtz, bltz, jalm, jm, jsp, jspal
- J-format (3) : balz, bz, jal

especially, jump and branches

Project #2 Assignment

You must

- 1) determine which instructions are actual in the current ISA.
- 2) determine which instructions are already implemented in the 'MIPS-lite' processor.
- 3) design the revised single-cycle datapath and revised control units which make a processor that executes all your instructions.
- 4) implement “your” single cycle processor in Verilog HDL.
- 5) prepare a simulation for the demo.



- Your Goal&Task
 - extend **MIPS ISA** (instruction set architecture)
 - modify datapath and control
 - **single-cycle** processor implementation

We already have in the course book

- page 279
- MIPS Reference Data Card
- Appendix B

3 steps

1) RTL


2) Changes to the Datapath


3) Design the Control table(s)


3 aspects of control Instructions

1. the change of control is conditional or unconditional
2. a return address link is stored or not
3. which option for the target address is chosen


3 aspects of control Instructions







Status register



Conditional change of control (branch)

if Status [Z] = 1

instruction	syntax	branch address	link address
balrz	balrz \$rs, \$rd	$PC \leftarrow R[rs]$	$R[rd] \leftarrow PC + 4$
brz	brz \$rs	$PC \leftarrow R[rs]$	---
bz	bz Target	Pseudo-direct address $PC \leftarrow BAddr$ $PC \leftarrow PC[31:28] [25:0] 00$	---
balz	balz Target	Pseudo-direct address $PC \leftarrow Baddr$	$R[31] \leftarrow PC + 4$

Unconditional change of control (jump)

instruction	syntax	jump address	link address
jm	jm imm16(\$rs)	$PC \leftarrow M$	---
jalm	jalm \$rt, imm16(\$rs)	$PC \leftarrow M$	$R[rt] \leftarrow PC + 4$
jsp	jsp	$PC \leftarrow R[29]$	---
jspal	jspal	$PC \leftarrow R[29]$	$M[R[29]] \leftarrow PC + 4$

- R-format

balrz rs, rd



- I-format

xori rs, rt, Imm




- J-format

jal target



Control Units



- Having a single Control Table is not that good.
- Alternative:
 - Design **three** control tables

