





L3, L4, L5, L6 To measure and select the element.




Copyright WUT ISE 2024.










This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer INR RAS	
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
File		Main_PLL.SchDoc	16.08.2024
Print Date		16.08.2024 14:45:35	Sheet 2 of 34
PW ISE		Contact	gkaspro@gmail.com
Nowowiejska 15/19 00-665 Warsaw		Size	A3
		Rev	2

FIT_PM12 board Clocking




DD7 Change the footprint - wrong case, it should be SOIC127P600X175-16N - manually replaced



Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.


Project/Equipment		FIT_PM12.PrjPcb	
Document		FIT_PM12 board Serial, SFP	
		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	16.08.2024
File		PM12_CONN.SchDoc	
Print Date		16.08.2024 14:45:35	Sheet 4 of 34
PW ISE Nowowiejska 15/19 00-665 Warsaw		Contact	gkaspro@gmail.com
Size		A3	Rev 2



Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer INR RAS	
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	PM12_ATxmega128.SchDoc
PW ISE		Print Date	16.08.2024 14:45:36
Nowowiejska 15/19 00-665 Warsaw		Sheet	5 of 34
Contact		gkaspro@gmail.com	Size
			Rev
			2



A

[illegible]

B

5

C


1

D

1







E


--	--	--



Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.






Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.



Project/Equipment		FIT_PM12.PrjPcb	
Document		FIT_PM12 board DACs	
	Designer	INR RAS	
	Drawn by	M.Podgórski	
	Check by	G.Kasprowicz	-
	Last Mod.	-	16.08.2024
File		DAC8554.SchDoc	
Print Date		16.08.2024 14:45:37	
		Sheet	11 of 34
PW ISE Nowowiejska 15/19 00-665 Warsaw		Contact	gkaspro@pmail.com
		Size	A3
		Rev	2



Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.


Project/Equipment		FIT_PM12.PrjPcb		
Document		 FIT_PM12 board INT gate strobe		
Designer				INR.RAS
Drawn by				M.Podgórski
Check by				G.Kasprowicz
Last Mod.				16.08.2024
File		Gate_Strobe.SchDoc		
Print Date		16.08.2024 14:45:37		
Sheet		12 of 34		
Size		A3		
Rev		2		



Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
		FIT_PM12 board PSU subsystem	
Document		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	PM12_Power.SchDoc
		Print Date	16.08.2024 14:45:37
		Sheet	13 of 34
		Size	A3
		Rev	2
Contact		gkaspro@gmail.com	



Copyright WUT ISE 2024.


This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.


Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.


Project/Equipment		FIT_PM12.PrjPcb	
Document		 FIT_PM12 board P3V8 PSU	
		Designer INR RAS	
		Drawn by M.Podgórski	
		Check by G.Kasprowicz	
		Last Mod. -	
		File PM12_P3V8.SchDoc	
		Print Date 16.08.2024 14:45:37	
		Sheet 16 of 34	
		Size A3	
		Rev 2	

L14 To measure and select the element.






Project/Equipment		FIT_PM12.PrjPcb	
	<i>FIT_PM12 board</i> <i>P5V5 PSU</i>	Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	PM12_P5V5.SchDoc
Print Date		16.08.2024	14:45:38
Sheet		19	of 34
PW ISE Nowowiejska 15/19 00-665 Warsaw		Contact	gkasprow@gmail.com
		Size	A3
		Rev	2




Project/Equipment		FIT_PM12.PrjPcb	
	Document	<i>FIT_PM12 board P1V0 PSU</i>	
		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	PM12_P1V0.SchDoc
		Print Date	16.08.2014 14:45:38
PW ISE Nowowiejska 15/19 00-665 Warszawa		Contact	gkasprow@gmail.com
		Sheet	20 of 34
		Size	A3
		Rev	2



Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
	Document	<i>FIT_PM12 board</i> <i>P1V8 PSU</i>	
		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod. -	16.08.2024
		File	PM12_P1V8.SchDoc
	Print Date	16.08.2024 14:45:38	Sheet 21 of 34
PW ISE Nowowiejska 15/19 00-665 Warsaw		Contact	gkaspro@gmail.com
		Size	A3
		Rev	2



Copyright WUT ISE 2024.







This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
File		FPGA.SchDoc	16.08.2024
Print Date		16.08.2024 14:45:38	Sheet 22 of 34
Contact		gkaspro@gmail.com	Size A3
PW ISE		Nowowiejska 15/19 00-665 Warsaw	Rev 2

Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
 FIT_PM12 board JTAG		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	JTAG.SchDoc
		Print Date	16.08.2024 14:45:38
		Sheet	23 of 34
		Size	A3
		Rev	2
PW ISE		Contact	gkasprow@gmail.com
Nowowiejska 15/19 00-665 Warsaw			



Copyright WUT ISE 2024.





This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprówicz
		Last Mod.	-
		File	FPGA_Power.SchDoc
		Print Date	16.08.2024 14:45:38
		Sheet	24 of 34
		Size	A3
		Rev	2
		Contact	gkaspro@poczta.onet.pl

FIT_PM12 board
FPGA PWR

PW ISE
Nowowiejska 15/19 00-665 Warsaw




DD6E
XC7K160T-2FBG676C







Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

DD6C
XC7K160T-2FBG676C








Copyright WUT ISE 2024.

This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.


Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer INR RAS	
		Drawn by M.Podgórski	
		Check by G.Kasprowicz	
		Last Mod. -	
		16.08.2024	
File		THS788_1.SchDoc	
Print Date		16.08.2024 14:45:39	
Contact		gkaspro@gmail.com	
Sheet		28 of 34	
Size		A3	
Rev		2	

FIT_PM12 board
TDC1


PW ISE
Nowowiejska 15/19 00-665 Warsaw



DD6A
XC7K160T-2FBG676C



DD6B
XC7K160T-2FBG676C




Copyright WUT ISE 2024.



This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	FPGA_A_B.SchDoc
		Print Date	16.08.2024 14:45:39
		Sheet	29 of 34
		Size	A3
		Rev	2
		Contact	gkaspro@gmail.com

FIT_PM12 board
FPGA A B ADC

PW ISE
Nowowiejska 15/19 00-665 Warsaw





Copyright WUT ISE 2024.


This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.

Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer INR RAS	
		Drawn by M.Podgórski	
		Check by G.Kasprowicz	
		Last Mod. -	
		16.08.2024	
File		FPGA_I_J.SchDoc	
Print Date		16.08.2024 14:45:40	
Sheet		32 of 34	
Size		A3	
Rev		2	

FIT_PM12 board
FPGA JTAG MGTs

PW ISE
Nowowiejska 15/19 00-665 Warsaw

Contact gkasprow@gmail.com



Copyright WUT ISE 2024.


This documentation describes Open Hardware and is licensed under the CERN OHL v.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.2 for applicable conditions.


Project/Equipment		FIT_PM12.PrjPcb	
Document		Designer	INR RAS
		Drawn by	M.Podgórski
		Check by	G.Kasprowicz
		Last Mod.	-
		File	FPGA_G.SchDoc
		Print Date	16.08.2024 14:45:40
		Sheet	33 of 34
		Size	A3
		Rev	2
		Contact	gkaspro@gmail.com

FIT_PM12 board
FPGA G TDC2

PW ISE
Nowowiejska 15/19 00-665 Warsaw


FIT PM12 v1.0
INR RAS Moscow 2019
WUT AGH 2024








FIT PM12 v1.0
INR RAS Moscow 2019
WUT AGH 2024











FIT PM12 v1.0
INR RAS Moscow 2019
WUT AGH 2024

