
TDC fine response: corrected-clock repeat and historical captures
PM 9
PM 10
PM 11
PM 12
c7531465 / MCLK40
c7c42d28 / historical
Relative fine code (unwrapped modulo 128)
0
−200
−400
−600
−800
−1000
−1200
0
5
10
15
20
25
Programmed relative delay (ns; nominal 961.8888 MS/s)
FPGA coarse response, folded modulo one Kasli word
PM 9
PM 10
PM 11
PM 12
Clock-ratio prediction
Relative coarse code (unwrapped after fold10)
30
25
20
15
10
5
0
0
5
10
15
20
25
Programmed relative delay (ns; nominal 961.8888 MS/s)