
All four reset captures: normal SPI frame, then parser returns to idle
rep0-read0
rep0-read1
rep1-read0
rep1-read1
SPI bit count
Time relative to SEL deassertion (us)
SYS restarts 9.608–10.219 ms after frame end; parser remains IDLE
rep1-read1
rep1-read0
rep0-read1
rep0-read0
Nominal running-clock time after SEL deassertion (ms)
Reset event overlay: SYS MMCM loses LOCK; its control inputs stay low
CAP/GTX LOCK
SYS MMCM LOCK
SYS reset
MMCM RST/PWRDWN
Nominal time relative to observed SYS reset assertion (us)