


# Debugging Tips



# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint

# Outline



- ▣ **Module Instantiation**
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint

# Module Instantiation

- Parameter value assignment by **order**
  - ProgramCounter PC(  
    clk\_i,  
    rst\_i,  
    pc\_in,  
    pc\_out);
- Parameter value assignment by **name**
  - ProgramCounter PC(  
    .clk\_i(clk\_i),  
    .pc\_in\_i(pc\_in),  
    .rst\_i(rst\_i),  
    .pc\_out\_o(pc\_out));

# Outline

- ▣ Module Instantiation
- ▣ **Print out signal**
- ▣ Waveform
- ▣ Breakpoint

# Values of signals

- ▣ **\$monitor** ("%0dns :\\\$monitor: a=%b  
b=%b" , \$stime, a, b);
  - Print parameters every time as one of its parameters changes.
  
- ▣ **\$display** ("%0dns :\\\$display: a=%b  
b=%b" , \$stime, a, b);
  - Like printf in C, only print parameters once.

# Values of signals

- ▣ `$fwrite(fp, "%0dns : \ $fwrite : a=%b b=%b\n", $stime, a, b);`
  - Like `fprintf` in C.
  - Used with `$fopen` and `$fclose`.
  - `$fdisplay` is similar with `$fwrite` but append “\n” automatically

# Values of signals

```
ProgramCounter PC(  
    .clk_i(clk_i),  
    .rst_i (rst_i),  
    .pc_in_i(pc_in) ,  
    .pc_out_o(pc_out));
```

```
■ $display("a = %d, b = %d",  
           PC.pc_in_i, PC.pc_out_o);
```

```
■ $monitor("a = %d, b = %d",  
           PC.pc_in_i, PC.pc_out_o);
```



# Values of signals

## ▣ \$monitor

- 1ns :\$monitor: a=0 b=1

## ▣ \$display

- 2ns :\$display: a=1 b=0

## ▣ \$fwrite

- In a certain text file.
- 1ns :\$fwrite : a=0 b=1

# Comparison

- ❑ \$display displays the result of simulation only when the display task occurs in your code.
- ❑ \$monitor continuously MONITORS its variables, when a variable changes its value, monitor displays the results.
- ❑ \$fwrite writes data into a text file.

# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ **Waveform**
- ▣ Breakpoint

# Waveform

■ Add following code:

```
initial begin
```

```
    $fsdbDumpfile("Top.fsdb");  
    /*waveform file*/
```

```
    $fsdbDumpvars(0, "+mda");  
    /*also dump 2D register*/
```


```
end
```

# Waveform

- ▣ Make sure you connect workstation with  
ssh -X icXX
  - -X: set IP used to display gui to your computer
- ▣ Execute NC Verilog with parameter  
“+access+r”
  - \$ ncverilog Simulator.v Test\_Bench.v +access+r
- ▣ Use nWave to view waveform

# Waveform

## □ \$nWave &



# Waveform

The screenshot displays the Waveform software interface. The main window shows a file browser with the file **Top.fddb** selected. A red box highlights this file, and a red arrow points to it with the text **1 double click and press "OK"**. Below this, a waveform view is partially visible. In the foreground, a **Get Signals** dialog box is open, showing a list of signals. A red box highlights the **Instr\_Mem[0:255][31:0]** signal, and a red arrow points to it with the text **3 choose signal you want to view**. The dialog box also shows other signals like **Reg\_File[0:31][31:0]**, **clk\_i**, **func[5:0]**, **i[31:0]**, **inme[15:0]**, **instr[31:0]**, **op[5:0]**, and **pc\_addr[31:0]**. The **instr[31:0]** signal is highlighted in black. The **Get Signals** dialog box has a **Scope** field set to **/Test\_Bench/sim** and a **Find Signal** field. The **Options...** button is visible at the bottom left of the dialog box. The **Apply**, **OK**, and **Cancel** buttons are at the bottom right.

File Name

/users/student/mr104/c19212/archi\_sim/student/Top.fddb

INCA\_libs nWaveLog **Top.fddb** Add

**1 double click and press "OK"**

2

Get Signals@ic22.cs.nthu.edu.tw

Scope: /Test\_Bench/sim Find Signal: \*

Test\_Bench(Test\_Bench)

sim(Simulator)

decode

**3 choose signal you want to view**


Instr_Mem[0:255][31:0]	rd[4:0]
Reg_File[0:31][31:0]	rs[4:0]
clk_i	rst_i
func[5:0]	rt[4:0]
i[31:0]	shamt[4:0]
inme[15:0]	LOGIC_LOW
instr[31:0]	LOGIC_HIGH
op[5:0]	BLANK
pc_addr[31:0]	

Options... busName Form Bus Apply OK Cancel

This program is proprietary software and its use and disclosure is restricted to the user of this software. It is not to be used, copied, or disclosed without the written permission of the NTHU CS VLSI/CAD LAB.

Licensed Products community software updates, detect using Licensed Products. Licensed Products. Synopsys this process to deliver infringers.

# Waveform





# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint

# Breakpoint

- Insert “\$stop;” where you want to set breakpoint

```
else begin
    instr = Instr_Mem[pc_addr/4];
    decode;
    $stop;
    if(op == 6'd0)begin //R-type
```

- It will stop simulation when it encounter \$stop

```
103000000
Simulation stopped via $stop(1) at time 20 NS + 1
./Simulator.v:97          $stop;
ncsim> █
```

# Breakpoint

- Continue simulation by “.” or “run”

```
Simulation stopped via $stop(1) at time 60 NS + 1  
./Simulator.v:97          $stop;  
ncsim> .
```

---

- You can also restart from the beginning by “reset” and type “.” or “run” to start simulation

```
Simulation stopped via $stop(1) at time 60 NS + 1  
./Simulator.v:97          $stop;  
ncsim> reset  
Loaded snapshot worklib.Top:v  
ncsim> run
```

---

# Breakpoint

- “finish” or “exit” to exit simulation

```
Simulation stopped via $stop(1) at time 40 NS + 1  
./Simulator.v:97      $stop;  
ncsim> finish
```