### lab6

实验内容:掌握触发器的描述并实现寄存器,递减器来加深了解

PB17030889 吉志远

```
lab6
各个实验总结:
lab6_1_1
lab6_1_1 代码
lab6_1_1 仿真截图
lab6_1_1 bitstream
lab6_2_2
lab6_2_2 代码
lab6_2_2 bitstream
lab6_2_3
lab6_2_3 原理图
```

#### 各个实验总结:

lab6\_1\_1 没啥好说的就是简单的D触发器组实现一个寄存器,在clk上升沿更新一下

lab6\_2\_2 这个比较坑要是跳过了lab6\_2\_1 的铺垫偷懒只做2\_2会一脸懵逼导致无所适从,结果发现只要按照2\_1给的电路并用Dff实现Tf即可f

lab6\_2\_3

//记录一次debug

lab6的pdf上写的是cnt\_done=~|count

明显是错误的根据逻辑判断此处应为判断count是否4位都为0所以第一次是

~count[0]|count[1]|count[2]|count[3]

结果出错, 故 debug: print大法

结果发现cnt\_done几乎全都为1,采用了这里代码的第二种方法


### lab6\_1\_1

#### lab6\_1\_1 代码

```
`timescale 1ns / 1ps
```


```
module Register_with_synch_reset_load_behavior(
    input [3:0] D,
    input clk,
    input reset,
    input load,
    output reg [3:0]Q
    );
    always @(posedge clk)
        if(reset)
         begin
            Q <= 4'b0;
         end
         else if (load) begin
            Q \le D;
    end
endmodule
```

## lab6\_1\_1 仿真截图



lab6\_1\_1 bitstream

(递增swt<u>15</u>前)



(递增后)




# lab6\_2\_2

# lab6\_2\_2 代码


```
`timescale 1ns / 1ps
module eightbit_counter(
    output [7:0]Q,
    input Enable,
    input Clk,
   input Clear
   );
   wire a,b,c,d,e,f,h;
   T_FF FF0 (Enable, Clk, Clear, Q[0]);
   assign a = Enable \& Q[0];
   T_FF FF1 (a,Clk,Clear,Q[1]);
   assign b = a&Q[1];
   T_FF FF2 (b,Clk,Clear,Q[2]);
   assign c = b\&Q[2];
   T_FF FF3 (c,Clk,Clear,Q[3]);
   assign d = c&Q[3];
   T_FF FF4 (d,Clk,Clear,Q[4]);
   assign e = d&Q[4];
   T_FF FF5 (e,Clk,Clear,Q[5]);
    assign f = e&Q[5];
```

```
T_FF FF6 (f,Clk,Clear,Q[6]);
    assign h = f&Q[6];
    T_FF FF7 (h,Clk,Clear,Q[7]);
endmodule
module D_FF(input D, input Clk, output reg Q);
    always @ (posedge Clk)
        Q \ll D;
endmodule
module T_FF(input T,input Clk,input clear, output reg Q);
    wire a;
    assign a = \sim Q\&T+T\&\sim Q;
    D_FF FF (a,Clk,Q);
endmodule
// T 触发器的描述
/*module T_FF (input T,input Clk,input clear,output reg Q);
    always @ (posedge Clk)
        begin
        if(clear)
        Q <= 1'b0;
        else if (T)
        Q <= ~Q;
        else
        Q \leq Q;
        end
endmodule*/
```



lab6\_2\_2 bitstream





(用swt[15]模拟Clk 来实现递增)


# lab6\_2\_3

### lab6\_2\_3 代码

```
`timescale 1ns / 1ps
module lab6_2_3(
   output reg[3:0] count,
    //input cnt_done,
   input Clock,
   input Clear,
   input Enable,
   input Load
   );
   wire Q;
   wire cnt_done;
   assign cnt_done = (count==4'b0000)?1:0;
   assign Q = count;
   //assign swith = Load|cnt_done;
   always @ (posedge Clock)
        if(Clear)
           count <= 0;
        else if (Enable)
            if(Load | cnt_done)
```

```
count <= 4'd10;
else
count <= count - 1;
endmodule</pre>
```

### lab6\_2\_3 仿真



#### lab6 2 3 原理图

