## Device Usage Page (usage\_statistics\_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.

Software Version and Target Device						
Product Version:	ISE:14.7 (WebPack) - P.20131013	Target Family:	Spartan3			
OS Platform:	NT64	Target Device:	xc3s50			
Project ID (random number)	12515609d0dd49d58be7029b6b2c4f2d.0DB23DC06B794E8591294495CB57407B.48	Target Package:	pq208			
Registration ID	0_0_0	Target Speed:	-5			
Date Generated	2018-01-24T14:48:26	Tool Flow	ISE			

User Environment				
OS Name	OS Name Microsoft, 64-bit OS Release major release (build 9200)			
CPU Name	Intel(R) Core(TM) i7-4702MQ CPU @ 2.20GHz	CPU Speed	2195 MHz	

		<b>Device Usage Statistics</b>	
Macro Statistics	Miscellaneous Statistics	Net Statistics	Site Usage
Adders/Subtractors=21  • 6-bit adder=5  • 6-bit adder carry out=1  • 8-bit adder=14  • 8-bit adder carry out=1	MiscellaneousStatistics  • AGG_BONDED_IO=26  • AGG_IO=26  • AGG_SLICE=26  • NUM_4_INPUT_LUT=27  • NUM_BONDED_IOB=26  • NUM_BUFGMUX=1	NetStatistics  NumNets_Active=84  NumNets_Gnd=1  NumNets_Vcc=1  NumNodesOfType_Active_CLKPIN=20  NumNodesOfType_Active_CNTRLPIN=30  NumNodesOfType_Active_DOUBLE=127	Site Usage SiteSummary  BUFGMUX=1 BUFGMUX_GCLKMUX=1 BUFGMUX_GCLK_BUFFER=1 IOB=26 IOB_INBUF=10 IOB_OUTBUF=16 IOB_PAD=26
FSMs=1 Registers=22 • Flip-Flops=22	• NUM_SLICEL=26 • NUM_SLICE_FF=28	NumNodesOfType_Active_DUMMY=104 NumNodesOfType_Active_DUMMYESC=10 NumNodesOfType_Active_GLOBAL=10 NumNodesOfType_Active_HFULLHEX=1 NumNodesOfType_Active_HLONG=1 NumNodesOfType_Active_HUNIHEX=5 NumNodesOfType_Active_HUNIHEX=5 NumNodesOfType_Active_INPUT=149 NumNodesOfType_Active_IOBOUTPUT=10 NumNodesOfType_Active_OMUX=81 NumNodesOfType_Active_OUTPUT=48 NumNodesOfType_Active_PREBXBY=29 NumNodesOfType_Active_VFULLHEX=2 NumNodesOfType_Active_VFULLHEX=2 NumNodesOfType_Active_VFULLHEX=1 NumNodesOfType_Gnd_INPUT=1 NumNodesOfType_Gnd_OMUX=1 NumNodesOfType_Gnd_OMUX=1 NumNodesOfType_Gnd_PREBXBY=1 NumNodesOfType_Gnd_PREBXBY=1 NumNodesOfType_Vcc_CNTRLPIN=1 NumNodesOfType_Vcc_VCCOUT=1 SiteStatistics  IOB-DIFFM=11 IOB-DIFFS=10 SLICEL-SLICEM=12	• SLICEL=26 • SLICEL_F=13 • SLICEL_F5MUX=8 • SLICEL_FFX=18 • SLICEL_FFY=10 • SLICEL_G=14

	Configuration Data	
BUFGMUX	SLICEL	SLICEL_FFY
• S=[S_INV:1] [S:0] BUFGMUX_GCLKMUX  • DISABLE_ATTR=[LOW:1] • S=[S_INV:1] [S:0]	<ul> <li>BX=[BX_INV:0] [BX:18]</li> <li>BY=[BY:12] [BY_INV:0]</li> <li>CE=[CE:8] [CE_INV:0]</li> <li>CLK=[CLK:20] [CLK_INV:0]</li> <li>SR=[SR:8] [SR_INV:0]</li> </ul>	• CK=[CK:10] [CK_INV:0] • D=[D:10] [D_INV:0] • FFY_INIT_ATTR=[INIT0:9] [INIT1:1] • FFY_SR_ATTR=[SRLOW:9] [SRHIGH:1] • LATCH_OR_FF=[FF:10]
IOB  • O1=[O1_INV:0] [O1:16]  • T1=[T1_INV:0] [T1:14] IOB_OUTBUF	• S0=[S0:8] [S0_INV:0] SLICEL_FFX	• SR=[SR:6] [SR_INV:0] • SYNC_ATTR=[ASYNC:4] [SYNC:6]
• IN=[IN_INV:0] [IN:16] • TRI=[TRI_INV:0] [TRI:14] IOB_PAD	CE=[CE:8] [CE_INV:0]     CK=[CK:18] [CK_INV:0]     D=[D:18] [D_INV:0]     FFX_INIT_ATTR=[INIT0:18]     FFX_SR_ATTR=[SRLOW:18]	

- DRIVEATTRBOX=[12:16]
- IOATTRBOX=[LVCMOS25:26]
- SLEW=[SLOW:16]
- LATCH OR FF=[FF:18]
- REV=[REV\_INV:0] [REV:2]
- SR=[SR:6] [SR\_INV:0]
- SYNC\_ATTR=[ASYNC:12] [SYNC:6]

	Pin Data		
BUFGMUX	IOB_OUTBUF	SLICEL_F	SLICEL_FFY
• I0=1	• IN=16	• A1=13	• CK=10
• O=1	• OUT=16	• A2=13	• D=10
• S=1	• TRI=14	• A3=13	• Q=10
BUFGMUX_GCLKMUX	IOB_PAD	• A4=12	• SR=6
	-	• D=13	SLICEL G
• I0=1	• PAD=26	SLICEL_F5MUX	_
• OUT=1	SLICEL		• A1=14
• S=1		• F=8	• A2=14
BUFGMUX_GCLK_BUFFER	• BX=18	• G=8	• A3=13
	• BY=12	• OUT=8	• A4=11
• IN=1	• CE=8	• S0=8	• D=14
• OUT=1	• CLK=20	SLICEL_FFX	
IOB	• F1=13		
	• F2=13	• CE=8	
• I=10	• F3=13	• CK=18	
• O1=16	• F4=12	• D=18	
• PAD=26	• G1=14	• Q=18	
• T1=14	• G2=14	• REV=2	
IOB_INBUF	• G3=13	• SR=6	
	• G4=11		
• IN=10	• SR=8		
• OUT=10	• X=13		
	• XQ=18		
	• Y=6		
	• YQ=10		

## **Tool Usage**

## Command Line History

- xst -intstyle ise -ifn <ise file>
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- • par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd ngo -nt timestamp -i -p xc3s50-pq208-4 <ise file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- netgen -intstyle ise -ar Structure -tm <design> -w -dir netgen/synthesis -ofmt vhdl -sim <fname>.ngc <fname>.vhd
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd ngo -nt timestamp -i -p xc3s50-pq208-4 <ise file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf

- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise file>
- • ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise file>
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise file>
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- netgen -intstyle ise -ar Structure -tm <design> -w -dir netgen/synthesis -ofmt vhdl -sim <fname>.ngc <fname>.vhd
- bitgen -intstyle ise -f <fname>.ut <fname>.ncd
- xst -intstyle ise -ifn <ise file>
- $\bullet \ \, ngdbuild \ \, -intstyle \ \, ise \ \, -dd \ \, \underline{\ \, ngo} \ \, -nt \ \, timestamp \ \, -i \ \, -p \ \, xc3s50-pq208-4 \ \, \\ < se\_file > < fname > .ngd \ \, .ngd \$
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- $\bullet \ \, \text{map-intstyle ise-p xc3s50-pq208-4-cm area-ir off-pr off-c 100-o < fname>.ncd < fname>.ncd < fname>.pcf}$
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf

- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd \_ngo -nt timestamp -i -p xc3s50-pq208-4 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise\_file>
- ngdbuild -intstyle ise -dd ngo -nt timestamp -i -p xc3s50-pq208-4 <ise file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- xst -intstyle ise -ifn <ise file>
- ngdbuild -intstyle ise -dd ngo -nt timestamp -i -p xc3s50-pq208-5 <ise\_file> <fname>.ngd
- map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o <fname>.ncd <fname>.ngd <fname>.pcf
- par -w -intstyle ise -ol high -t 1 <fname>.ncd <fname>.ncd <fname>.pcf
- trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml <fname>.twx <fname>.ncd -o <fname>.twr <fname>.pcf
- bitgen -intstyle ise -f <fname>.ut <fname>.ncd
- · fuse

	Software Quality						
Run Statistics							
Program Name	Runs Started	Runs Finished	Errors	Fatal Errors	Internal Errors	Exceptions	Core Dumps
bitgen	3	3	0	0	0	0	0
map	174	146	0	0	0	0	0
netgen	2	2	0	0	0	0	0
ngdbuild	179	179	0	0	0	0	0
par	146	146	0	0	0	0	0
trce	146	146	0	0	0	0	0
xst	579	578	0	0	0	0	0

Help Statistics
Help files
/doc/usenglish/isehelp/pn_db_design_properties.htm ( 1 )

Project Stat	istics
PROPEXT_xilxSynthMaxFanout_virtex2=100000	PROP_Enable_Message_Filtering=false
PROP_FitterReportFormat=HTML	PROP_LastAppliedGoal=Balanced
PROP_LastAppliedStrategy=Xilinx Default (unlocked)	PROP_ManualCompileOrderImp=false
PROP_PropSpecInProjFile=Store all values	PROP_SelectedInstanceHierarchicalPath=/veNeumannComputer
PROP_Simulator=ISim (VHDL/Verilog)	PROP_SynthTopFile=changed
PROP_Top_Level_Module_Type=HDL	PROP_UseSmartGuide=false
PROP_UserConstraintEditorPreference=Text Editor	PROP_intProjectCreationTimestamp=2018-01-03T15:12:27
PROP_intWbtProjectID=0DB23DC06B794E8591294495CB57407B	PROP_intWbtProjectIteration=48
PROP_intWorkingDirLocWRTProjDir=Same	PROP_intWorkingDirUsed=No
PROP_selectedSimRootSourceNode_behav=work.veNeumannComputer	PROP_xilxBitgStart_IntDone=true
PROP_AutoTop=false	PROP_DevFamily=Spartan3
PROP_DevDevice=xc3s50	PROP_DevFamilyPMName=spartan3
PROP_DevPackage=pq208	PROP_Synthesis_Tool=XST (VHDL/Verilog)
PROP_DevSpeed=-5	PROP_PreferredLanguage=VHDL
FILE_VHDL=11	

Unisim Statistics						
	NGDBUILD_PRE_UNISIM_SUMMARY					
NGDBUILD_NUM_BUFGP=1	NGDBUILD_NUM_FDE=16	NGDBUILD_NUM_FDR=3	NGDBUILD_NUM_FDRE=6			
NGDBUILD_NUM_FDRS=2	NGDBUILD_NUM_FDS=1	NGDBUILD_NUM_GND=1	NGDBUILD_NUM_IBUF=9			
NGDBUILD_NUM_LUT2=1	NGDBUILD_NUM_LUT3=3	NGDBUILD_NUM_LUT4=23	NGDBUILD_NUM_MUXF5=8			
NGDBUILD_NUM_OBUF=2	NGDBUILD_NUM_OBUFT=14	NGDBUILD_NUM_VCC=1				
	NGDBUILD_POST_	UNISIM_SUMMARY				
NGDBUILD_NUM_BUFG=1	NGDBUILD_NUM_FDE=16	NGDBUILD_NUM_FDR=3	NGDBUILD_NUM_FDRE=6			
NGDBUILD_NUM_FDRS=2	NGDBUILD_NUM_FDS=1	NGDBUILD_NUM_GND=1	NGDBUILD_NUM_IBUF=9			
NGDBUILD_NUM_IBUFG=1	NGDBUILD_NUM_LUT2=1	NGDBUILD_NUM_LUT3=3	NGDBUILD_NUM_LUT4=23			
NGDBUILD_NUM_MUXF5=8	NGDBUILD_NUM_OBUF=2	NGDBUILD_NUM_OBUFT=14	NGDBUILD_NUM_VCC=1			

XST Command Line Options	
XST_OPTION_SUMMARY	

-ifn= <fname>.prj</fname>	-ifmt=mixed	-ofn= <design_top></design_top>	-ofmt=NGC
-p=xc3s50-5-pq208	-top= <design_top></design_top>	-opt_mode=Speed	-opt_level=1
-iuc=NO	-keep_hierarchy=No	-netlist_hierarchy=As_Optimized	-rtlview=Yes
-glob_opt=AllClockNets	-read_cores=YES	-write_timing_constraints=NO	-cross_clock_analysis=NO
-bus_delimiter=<>	-slice_utilization_ratio=100	-bram_utilization_ratio=100	-verilog2001=YES
-fsm_extract=YES	-fsm_encoding=Auto	-safe_implementation=No	-fsm_style=LUT
-ram_extract=Yes	-ram_style=Auto	-rom_extract=Yes	-shreg_extract=YES
-rom_style=Auto	-auto_bram_packing=NO	-resource_sharing=YES	-async_to_sync=NO
-mult_style=Auto	-iobuf=YES	-max_fanout=100000	-bufg=8
-register_duplication=YES	-register_balancing=No	-optimize_primitives=NO	-use_clock_enable=Yes
-use_sync_set=Yes	-use_sync_reset=Yes	-iob=Auto	-equivalent_register_removal=YES
-slice_utilization_ratio_maxmargin=5			

ISim Statistics
Xilinx HDL Libraries Used=std, ieee
Fuse Resource Usage=593 ms, 30932 KB
Total Signals=91
Total Nets=111
Total Blocks=12
Total Processes=19
Total Simulation Time=1 us
Simulation Resource Usage=0.34375 sec, 812068 KB
Simulation Mode=gui
Hardware CoSim=0