
```
(عمر سندسازی می میدودرسا را می می ترصف الدرسی ما دستورهای زمآری /ایل مضم صورت ما در / علومی از سرات اسال برطوع ( عمل از می می میدودرسا را می الدرسی می مدلسازی می میدودرسا را می درسا را م
                                                                      Portable ade _ . . in in discourse 3
           (4) درستی سعی ع فراهم کودن محیط لازم برای و verify کودن کد. (1 طرع مورد ا زمون
                       ا عناصرل لي توليه را يال بردارهاي ورودي
             (a) comer case _ ilia (sol) (sol) coverflow allow overflow allow of interpretable for pattern generator pattern generator
                  (a Os) dels, suite (3/
architecture TBENCH of ENT-BENCH is
                 Procedure WAVE_GEN(signal X:out integer, signal Y:out integer)
                                    variable I integer := 0
                       begin
                                     for VX in a to 63 loop
                                                 for VY in a to 63 loop
                                                                   X & VX after I*10 ns;
                                                                    Y = VY after I *10 ns;
                                                                     I := I+1;
                                                       end-loop;
                      end procedure WAVE-GEN;
                                NAVE-GEN (XIY); CSj

L1: L_MODULE port map (X, Y, L)
                     begin:
                              WAVE_GEN (XIY);
                                 L-BEHAVE ← (X**2+Y**2) ** 0,5;
                               ERROR -SIG & L_BEHAVE XOR L
              end architectur TBENCH;
```



MODULE -1: FAI Port M	ap (co, A, B, so, C1	
FAZ		
, 3		
4		
configuration		
begin: for r	nodule: ITA use ontity	work "HALF-ADIDER (RTL)
Binding Rules	Supiled Archite	the same name as component.
	> Declaration	
Arch	itecture/ Silvan Telos	1 2 15115
Arch.	itecture / l'ilan (colors procedu	concurrent 2 > JUE - VHD
•	function, Process procedu	concurrent 2 > US = VHD re = sequenticu K1
1 module instantiation	Function, Process procedu	concurrent 2 > US ~ VHD re _ sequenticu K1
•	if then-else	concurrent 2 > US ~ VHD re _ sequenticu K1
1 module instantiation	if then-else	re = sequentica & 1
1 module instantiation: 2 Assignment.	if then-else while	concurrent 2) US = VHD re = sequenticu K1
1 module instantiation. 2 Assignment. 3 process 4 if/for generate	if then-else while case -when	- sequentica K1
1 module instantiation: 2 Assignment. 3 process 4 if/for generate 5 when/else	Function, Process procedu if then-else for loop while case -when signal Assignmen	- sequentica K1
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-uner	if then-else while case -when	eut
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-when 7 ecology 20	Function, Process procedu if then-else for loop while case -when signal Assignmen	- sequentica K1
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-uner	Function, Process procedu if then-else for loop while case -when signal Assignmen	eut
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-when 7 ecology 20	Function, Process procedu if then-else for loop while case -when signal Assignment for generate ->	ent (closed in sol) L (closed in sol)
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-when 7 ecology 20	Function, Process procedu if then-else for loop while case -when signal Assignmen	eut
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-when 7 ecology 2 2 8 dividely 2 2	Function, Process procedu if then-else for loop while case -when signal Assignment for generate ->	ent (closed in sol) L (closed in sol)
1 module instantiation: 2 Assignment: 3 process 4 if/for generate 5 when/else 6 with-select-when 7 ecology 2 2 8 dividely 2 2	Function, Process procedu if then-else for loop while case -when signal Assignment for generate ->	ent (closed in sol) L (closed in sol)

begin

