u Seyed Ali Maher u u 99 32 113 a -Assembly Project. Part 1. 4 Instructions { AND, OR ADD, SUB only for Regs Total format : NO. of bytes 1 or 2 0 or 1 0 or 1 0,1,2004 0,1,2004 OpCode Mod-RIM SIB Disp IMM MOD Reg RIM SS Index Base rs: size -> 8 bits: 0, 16 or 32 bits = 1 RIM -> Destination. do direction - d=0 of from reg to mem, d=1 of from mem to reg * Note: for this part because the transferring data is from register to register. So we assume the MOD=11.

Quan It means d = X (direction bit is don't care). But it is a bit different if we assume d=0, or d=1. If d=0: OpCode MOD Source Reg Dst Reg If d=1: OpCode MOD Dst Reg Source Reg

Which means we have 2 ways to Assemble a machine code for Some instructions. But the most Common way is the first one. (d=0).

- e.g. Add ear, edre $0000\ 0001\ 1101\ 0000 \rightarrow 01\ D0$ $0000\ 000x1\ 1101\ 0000\ 0011\ 1100\ 0010 \rightarrow 03\ C2$
- e.g. OR eax, ebx.

 0000 1001 1101 1000 → 09 D8

 0000 1011 1100 0011 → 013 C3
- e.g AND ecx, edx

 0010 0001 1101 0001 → 21 D1

 0010 0011 1100 1010 → 23 CA
- e-g SUB ebx, eaxe 0010 1001 1100 0011 \rightarrow 29 C3 0010 1011 1101 1000 \rightarrow 28 178


· For 16 bits Reg 8

We use 2 bytes Opcode. Infact a prefix. $\times 66. \rightarrow 0110010$,

e.g. ADD ax, bx
0110 0110 0000 0011 1100 0011 \rightarrow 66 03 C3
0110 0110 0000 0001 1101 1000 \rightarrow 66 01 D8

e-q SUB cx, 108
0110 0110 1000 0011 1110 1001 0110 1100 \rightarrow 66 83 E9 6C
0110 0110 1000 0011 1110 1001 0110 1100 \rightarrow 66 83 E9 6C

o Immediate 8
e.g. AND edx, 1
1000 0011 1110 0010 0000 0001
→ 83 E2 01



* Exception: The Above format isn't correct only for one amount (case) - Instruction all, Const

Total format is as below: Part 2. Opcode: didirection bit REG 1: from mem to reg ·Note ? Here We assume mod <u>oo</u>. Some Examples 8 # Warning & We ADD CI, [61] dont support 16 bits In mod 0000 0010 0000 1011 - 02 0b 00. Box of it's ADD [bl], cl 0000 0000 0000 1011 -> 00 0b BUT & IF:) ADD eax, [ecx] 0000 0011 0000 0001 +03 01 ADD [ecx], eax 0000 0001 00000000 -0101 Tip1: For "ah" and "esp" we use the above total format. But the infact we use 100, for SIB mode.

But the infact we use 100, for 51B mode.

Tip 2: We don't have [ebp] or [ch], because it used for

32 bits displacement-only addressing mode. But here Calculate

with above format e.g. 8

Add ear, [ebp] my answer 03 05


real Answer 03 45 00



FKIE

FRAUNHOFER-INSTITUT FÜR KOMMUNIKATION, INFORMATIONSVERARBEITUNG UND ERGONOMIE FKIE

x86 Opcode Structure and Instruction Overview



→ Register/Opcode modifier, defined by primary opcode

& Conditional

SIB value = index * scale + base