u Seyed Ali Maher u u 99 32 113 a -Assembly Project. Part 1. 4 Instructions { AND, OR ADD, SUB only for Regs Total format : NO. of bytes 1 or 2 0 or 1 0 or 1 0,1,2004 0,1,2004 OpCode Mod-RIM SIB Disp IMM MOD Reg RIM SS Index Base rs: size -> 8 bits: 0, 16 or 32 bits = 1 RIM -> Destination. do direction - d=0 of from reg to mem, d=1 of from mem to reg \* Note: for this part because the transferring data is from register to register. So we assume the MOD=11.

Quan It means d = X (direction bit is don't care). But it is a bit different if we assume d=0, or d=1. If d=0: OpCode MOD Source Reg Dst Reg If d=1: OpCode MOD Dst Reg Source Reg

Which means we have 2 ways to Assemble a machine code for Some instructions. But the most Common way is the first one. (d=0).

- e.g. Add ear, edre  $0000\ 0001\ 1101\ 0000 \rightarrow 01\ D0$   $0000\ 000x1\ 1101\ 0000\ 0011\ 1100\ 0010 \rightarrow 03\ C2$
- e.g. OR eax, ebx.

  0000 1001 1101 1000 → 09 D8

  0000 1011 1100 0011 → 013 C3
- e.g AND ecx, edx

  0010 0001 1101 0001 → 21 D1

  0010 0011 1100 1010 → 23 CA
- e-g SUB ebx, eaxe 0010 1001 1100 0011  $\rightarrow$  29 C3 0010 1011 1101 1000  $\rightarrow$  28 178


## · For 16 bits Reg 8

We use 2 bytes Opcode. Infact a prefix.  $\times 66. \rightarrow 0110010$ ,

e.g. ADD ax, bx
0110 0110 0000 0011 1100 0011  $\rightarrow$  66 03 C3
0110 0110 0000 0001 1101 1000  $\rightarrow$  66 01 D8

e-g SUB CX, 108
0110 0110 1000 0011 1110 1001 0110 1100  $\rightarrow$  66 83 E9 6C
0110 0110 1000 0011 1110 1001 0110 1100  $\rightarrow$  66 83 E9 6C

o Immediate 8
e.g. AND edx, 1
1000 0011 1110 0010 0000 0001
→ 83 E2 01




\* Exception: The Above format isn't correct only for one amount (case) - Instruction al, Const



## FKIE

FRAUNHOFER-INSTITUT FÜR KOMMUNIKATION, INFORMATIONSVERARBEITUNG UND ERGONOMIE FKIE

## **x86 Opcode Structure and Instruction Overview**



v1.0 – 30.08.2011 Contact: Daniel Plohmann – +49 228 73 54 228 – daniel.plohmann@fkie.fraunhofer.de Source: Intel x86 Instruction Set Reference Opcode table presentation inspired by work of Ange Albertin