



## - Assembly Project. Part 2.

4 Instructions { AND, OR  
ADD, SUB

only for Regs.

Total format :

NO. of bytes



\* Note: for this part because the transferring data is from register to register, so we assume the MOD=11. It means d=X (direction bit is don't care). But it is a bit different if we assume d=0, or d=1.

If  $d = 0$  : OpCode MOD SourceReg DstReg  
 If  $d = 1$  : OpCode MOD DstReg SourceReg

Which means we have 2 ways to Assemble a machine code for some instructions. But the most common way is the first one. ( $d = 0$ ).

e.g. Add eax, edx

0000 00x1 1101 0000  $\left\{ \begin{array}{l} 0000\ 0001\ 1101\ 0000 \rightarrow 01\ D0 \\ 0000\ 0011\ 1100\ 0010 \rightarrow 03\ C2 \end{array} \right.$

e.g. OR eax, ebx

0000 1001 1101 1000  $\rightarrow 09\ DB$   
 or  
 0000 1011 1100 0011  $\rightarrow 0B\ C3$

e.g. AND ecx, edx

0010 0001 1101 0001  $\rightarrow 21\ D1$   
 0010 0011 1100 1010  $\rightarrow 23\ CA$

e.g. SUB ebx, eax

0010 1001 1100 0011  $\rightarrow 29\ C3$   
 0010 1011 1101 1000  $\rightarrow 2B\ D8$

• For 16 bits Reg 8

We use 2 bytes Opcode. Infact a prefix.

X66.  $\rightarrow$  0110 0110,

e.g. ADD ax, bx

0110 0110 0000 0011 1100 0011  $\rightarrow$  66 03 C3  
 0110 0110 0000 0001 1101 1000  $\rightarrow$  66 01 D8


e.g. SUB cx, 108

0110 0110 1000 0011 1110 1001 0110 1100  $\rightarrow$  66 83 E9 6C  
~~0110 0110~~

• Immediate :

e.g. AND edx, 1


1000 0011 1110 0010 0000 0001  
 $\rightarrow$  83 E2 01



\* Exception: The Above format isn't correct only for one amount (case)  $\rightarrow$  Instruction al, Const

## Part 2.

Total format is as below:



• Note:

Here We assume

mod 00.

## Some Examples:

ADD CL, [b1]

0000 0010 0000 1011  $\rightarrow$  02 0b

ADD [b1], CL

0000 0000 0000 1011  $\rightarrow$  00 0b

ADD EAX, [ECX]

0000 0011 0000 0001  $\rightarrow$  03 01

ADD [ECX], EAX

0000 0001 0000 0001  $\rightarrow$  01 01

# Warning: We

don't support  
16 bits in mod  
00. Bcz of it's  
BUT IF :)

Tip 1: For "ah" and "esp" we use the above total format.

But ~~the~~ in fact we use 100, for SIB mode.

Tip 2: We don't have [ebp] or [ch], because it used for  
32 bits displacement-only addressing mode. But here calculate

with above format. e.g.:

Add EAX, [EBP]  $\xrightarrow{\text{my answer}}$  03 05

$\xrightarrow{\text{real Answer}}$  03 45 00




## x86 Opcode Structure and Instruction Overview

1 <sup>st</sup>	2 <sup>nd</sup>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0		ADD					ES	ES	OR						CS	TWO BYTE			
1		ADC					PUSH	SS	SS	SBB						PUSH	DS	POP DS	
2		AND					ES	DAA	SUB						CS	DAS			
3		XOR					SEGMENT OVERRIDE SS	AAA	CMP						SEGMENT OVERRIDE DS	AAS			
4		INC							DEC										
5		PUSH								POP									
6		PUSHAD	POPAD	BOUND	ARPL	FS	GS	OPERAND SIZE	ADDRESS SIZE	PUSH	IMUL	PUSH	IMUL	INS	OUTS				
7		JO	JNO	JB	JNB	JE	JNE	JBE	JA	JS	JNS	JPE	JPO	JL	JGE	JLE	JG		
8		ADD/ADC/AND/XOR OR/SBB/SUB/CMP				TEST		XCHG		MOV REG				MOV SREG	LEA	MOV SREG	POP		
9		NOP	XCHG EAX							CWD	CDQ	CALL	WAIT	PUSHF	POPF	SAHF	LAHF		
A		MOV EAX			MOVS		CMPS		TEST		STOS		LODS		SCAS				
B		MOV																	
C		SHIFT IMM		RETN		LES	LDS	MOV IMM		ENTER	LEAVE	RETF		INT3	INT IMM	INTO	IRETD		
D		SHIFT 1		SHIFT CL		AAM		AAD	SALC	XLAT	FPU								
E		LOOPNZ			LOOPZ	LOOP	JECXZ		IN IMM		OUT IMM		CALL	JMP	JMPF	JMP SHORT	IN DX	OUT DX	
F		LOCK EXCLUSIVE ACCESS	ICE BP	REPNE	REPE	HLT		CMC		TEST/NOT/NEG [i]MUL/[i]DIV		CLC	STC	CLI	STI	CLD	STD	INC DEC	INC/DEC CALL/JMP PUSH

1 <sup>st</sup>	2 <sup>nd</sup>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		(L,S)LDTR VER(R,W)	(L,S)GDT (L,S)IDT (L,S)MSW	LAR	LSL			CLTS		INVD	WBINVD		UD2		NOP		
1		SSE{1,2,3}								Prefetch SSE1	HINT_NOP						
2		MOV CR/DR								SSE{1,2}							
3		WRMSR	RDTR	RDMSR	RDPMSR	SYSENTER	SYSEXIT		GETSEC SMX	MOVBE / THREE BYTE		THREE BYTE SSE4					
4		CMOV															
5		SSE{1,2}															
6		MMX, SSE2															
7		MMX, SSE{1,2,3}, VMX												MMX, SSE{2,3}			
8		JO	JNO	JB	JNB	JE	JNE	JBE	JA	JS	JNS	JPE	JPO	JL	JGE	JLE	JG
9		Jcc SHORT															
		SETO	SETNO	SETB	SETNB	SETE	SETNE	SETBE	SETA	SETS	SETNS	SETPE	SETPO	SETL	SETGE	SETLE	SETG
		SETcc															
A		PUSH FS	POP FS	CPUID	BT	SHLD				PUSH GS	POP GS	RSM	BTS	SHRD		*FENCE	IMUL
B		CMPXCHG	LSS	BTR	LFS	LGS	MOVZX		POPCNT	UD	BT BTS BTR BTC	BTC	BSF	BSR	MOVXS		
C		XADD	SSE{1,2}				CMPXCHG		BSWAP								
D		MMX, SSE{1,2,3}															
E		MMX, SSE{1,2}															
F		MMX, SSE{1,2,3}															

	Arithmetic & Logic		Prefix
	Memory		System & I/O
	Stack		No Operation (NOP) / Multiple Instructions / Extended Instruction Set
	Control Flow & Conditional		



Addressing Modes

mod	00	01	10	11
r/m	16bit	32bit	16bit	32bit
000	[BX+SI]	[EAX]	[BX+SI+disp8]	[EAX+disp16]
001	[BX+DI]	[ECX]	[BX+DI+disp8]	[ECX+disp16]
010	[BP+SI]	[EDX]	[BP+SI+disp8]	[EDX+disp16]
011	[BP+DI]	[EBX]	[BP+DI+disp8]	[EBX+disp16]
100	[SI]	[SIB]	[SI+disp8]	[SIB+disp16]
101	[DI]	[DIP]	[DI+disp8]	[DIP+disp16]
110	[ESI]	[ESI]	[ESI+disp8]	[ESI+disp16]
111	[EDI]	[EDI]	[EDI+disp8]	[EDI+disp16]

SIB Byte Structure

encoding	scale (2bit)	Index (3bit)	Base (3bit)
000	2 <sup>0</sup> =1	[EAX]	EAX
001	2 <sup>1</sup> =2	[ECX]	ECX
010	2 <sup>2</sup> =4	[EDX]	EDX
011	2 <sup>3</sup> =8	[EBX]	EBX
100	--	none	ESP
101	--	[EBP]	disp32 / disp8 + [EBP] / disp32 + [EBP]
110	--	[ESI]	ESI
111	--	[EDI]	EDI

SIB value = index \* scale + base