

# Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών


Ψηφιακά Συστήματα VLSI

2η Εργαστηριακή Άσκηση


Καραμπίνας Παναγιώτης (03116170) Αλικάρης Αντώνιος Δημήτριος (03118062)


## 1. Ημιαθροιστής

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
3
    entity half_adder is
                                --Here we declare our entity -to be designed-
        Port ( Ac : in STD_LOGIC; --declaration of variables as inputs or
         \rightarrow outputs
               Bc : in STD_LOGIC;
6
               Sc : out STD_LOGIC;
7
               Cc : out STD_LOGIC);
8
    end half_adder;
9
10
    architecture Data_flow of half_adder is
11
12
    begin
13
        Sc <= Ac XOR Bc;
                                 --by using the logic diagram of Half Adder as our
14
        \rightarrow starting point we initiate our design
        Cc <= Ac AND Bc;
15
16
    end Data_flow;
17
```



```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    USE IEEE.numeric_std.ALL;
3
    USE IEEE.std_logic_unsigned.ALL;
4
5
    entity half_adder_tb is
6
    -- Port ();
    end half_adder_tb;
    architecture Behavioral of half_adder_tb is
10
11
    COMPONENT half_adder IS
12
        Port ( Ac : in STD_LOGIC;
13
                Bc : in STD_LOGIC;
14
                Sc : out STD_LOGIC;
15
                Cc : out STD_LOGIC);
16
    end COMPONENT;
17
18
    SIGNAL Ac, Bc, Sc, Cc : STD_LOGIC;
19
20
    CONSTANT T : TIME := 10 ns;
^{21}
^{22}
23
    begin
     uut: half_adder PORT MAP (Ac => Ac,
25
                                  Bc \Rightarrow Bc,
26
                                  Sc => Sc,
27
                                  Cc => Cc);
28
29
     stimuli: PROCESS
30
     begin
31
        Ac <= '0';
32
        Bc <= '0';
33
        WAIT FOR T;
34
        Ac <= '0';
35
        Bc <= '1';
36
        WAIT FOR T;
37
        Ac <= '1';
38
        Bc <= '0';
39
        WAIT FOR T;
40
        Ac <= '1';
41
        Bc <= '1';
42
        WAIT FOR T;
43
     end PROCESS;
44
    end Behavioral;
```






Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το Bc στο Sc και η συνολική καθυστέρηση είναι 5.377ns.


## 2. Πλήρης Αθροιστής


```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
3
    entity full_adder is
        Port ( A : in STD_LOGIC;
5
                B : in STD_LOGIC;
6
                Ci : in STD_LOGIC;
7
                S : out STD LOGIC;
8
                Co : out STD_LOGIC);
9
    end full_adder;
10
11
    architecture Structural of full_adder is
^{12}
13
    SIGNAL w1 : STD_LOGIC ;
                                  --We need 3 signals, because by looking at the logic
14
    → diagram of the Full Adder the are three intermediate paths
    SIGNAL w2 : STD LOGIC ;
                                  --that can't be described as inputs or outputs.
15
    SIGNAL w3 : STD LOGIC ;
16
17
    COMPONENT half_adder
18
        Port ( Ac : in STD_LOGIC;
19
                Bc : in STD_LOGIC;
20
                Sc : out STD_LOGIC;
21
                Cc : out STD LOGIC);
22
    end COMPONENT;
23
24
    begin
25
        --Below we see the structural use of 2 Half Adders, followed by a the use of
26
         \rightarrow a (simple) OR gate.
        -- The use of OR as a component was deemed excessive so the final code may be
27
         → described as Mixed(and not really structural)
        u1: half_adder PORT MAP (Ac => A,
28
                                   Bc \Rightarrow B.
29
                                   Sc => w1,
30
                                   Cc => w2);
31
32
        u2: half_adder PORT MAP (Ac => w1,
33
                                   Bc => Ci,
34
                                   Sc => S,
35
                                   Cc => w3);
36
37
        Co <= w3 OR w2;
38
39
    end Structural;
```



```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
3
4
    entity full_adder_tb is
5
    -- Port ();
6
    end full_adder_tb;
7
    architecture Behavioral of full_adder_tb is
9
10
    COMPONENT full_adder IS
11
         Port ( A : in STD_LOGIC;
12
                B : in STD_LOGIC;
13
                Ci : in STD_LOGIC;
14
                S : out STD_LOGIC;
15
                Co : out STD_LOGIC);
16
    end COMPONENT;
17
18
    SIGNAL A, B, Ci, S, Co : STD_LOGIC;
19
20
    CONSTANT T : TIME := 10 ns;
21
22
    begin
23
24
     uut: full_adder PORT MAP (A => A,
25
                                   B \Rightarrow B,
26
                                   Ci => Ci,
27
                                   S \Rightarrow S,
28
                                   Co => Co);
29
30
     stimuli: PROCESS
31
     begin
```

```
A <= 'O';
33
        B <= '0';
34
        Ci <= '0';
35
        WAIT FOR T;
36
         A <= '1';
37
        WAIT FOR T;
38
         A <= 'O';
39
        B <= '1';
40
        WAIT FOR T;
41
         A <= '1';
42
        WAIT FOR T;
43
        A <= 'O';
44
        B <= '0';
^{45}
        Ci <= '1';
46
        WAIT FOR T;
47
        A <= '1';
48
        WAIT FOR T;
49
        A <= 'O';
50
        B <= '1';
51
        WAIT FOR T;
52
        A <= '1';
53
        WAIT FOR T;
54
     end PROCESS;
55
    end Behavioral;
56
```






Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το A στο S και η συνολική καθυστέρηση είναι 5.377ns.


#### 3. Παράλληλος Αθροιστής 4 bits


```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
3
    entity bit_4_parallel_adder is
5
        Port ( A : in STD_LOGIC_VECTOR (3 downto 0); -- The use of Logic_Vectors
6
         \hookrightarrow was made due to the results in the behavioral simulation ->
                B : in STD LOGIC VECTOR (3 downto 0);
                                                           -- -> So the program prints
7
                 → the results and inputs as a whole binary number.
                Cin : in STD_LOGIC;
8
                Cout : out STD_LOGIC;
9
                Sum : out STD_LOGIC_VECTOR (3 downto 0));
10
    end bit_4_parallel_adder;
11
12
    architecture Structural of bit_4_parallel_adder is
13
14
15
    SIGNAL Carry : STD_LOGIC_VECTOR (4 DOWNTO 0) ;
16
17
    COMPONENT full_adder
18
        Port ( A : in STD_LOGIC;
19
                B : in STD_LOGIC;
20
                Ci : in STD LOGIC;
21
                S : out STD_LOGIC;
22
                Co : out STD_LOGIC);
23
    end COMPONENT;
24
25
26
    begin
         -- The Logic diagram of The 4 bit Parallel Adder consists of 4 consecutive
27
         \rightarrow full adders
         --so for our convenience we used a GENERATE Loop so the code is easier to
28
         \rightarrow read.
        Carry(0) <= Cin;</pre>
29
        G1: FOR i IN 0 TO 3 GENERATE
30
             Adders: full_adder PORT MAP (A => A(i),
31
                                         B \Rightarrow B(i),
32
                                         Ci => Carry(i),
33
                                         S \Rightarrow Sum(i),
34
                                         Co => Carry(i+1));
35
             end GENERATE;
36
        Cout <= Carry(4);</pre>
37
38
    end Structural;
```




```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    USE IEEE.numeric_std.ALL;
    USE IEEE.std_logic_unsigned.ALL;
4
5
    entity bit_4_parallel_adder_tb is
6
    -- Port ();
    end bit_4_parallel_adder_tb;
8
    architecture Bench of bit_4_parallel_adder_tb is
10
11
    COMPONENT bit_4_parallel_adder is
12
        Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
13
               B : in STD_LOGIC_VECTOR (3 downto 0);
14
               Cin : in STD_LOGIC;
15
               Cout : out STD_LOGIC;
16
               Sum : out STD_LOGIC_VECTOR (3 downto 0));
    end COMPONENT;
18
19
    SIGNAL A, B, Sum : STD_LOGIC_VECTOR(3 downto 0);
20
    SIGNAL Cin : STD_LOGIC := '0';
^{21}
    SIGNAL Cout : STD_LOGIC;
22
23
```

```
24
    CONSTANT T : TIME := 10 ns;
25
26
    begin
^{27}
28
    uut: bit_4_parallel_adder PORT MAP (A => A,
29
                                              B \Rightarrow B,
30
                                              Cin => Cin,
31
                                              Cout => Cout,
32
                                              Sum => Sum);
33
34
    stimuli: PROCESS
35
     begin
36
         A <= "0000";
37
         B <= "0000";
38
         WAIT FOR T;
39
40
         FOR j IN 1 TO 15 LOOP
41
             FOR i IN 1 TO 15 LOOP
42
                  A <= A + 1;
43
                  WAIT FOR T;
44
              end LOOP;
45
             B \le B + 1;
46
             WAIT FOR T;
47
         END LOOP;
48
49
        IF Cin = '0' THEN
50
         Cin <= '1';
51
        ELSE
52
         Cin <= '0';
53
        END IF;
54
55
     end PROCESS;
56
57
    end Bench;
58
```







Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το A[1] στο Cout και η συνολική καθυστέρηση είναι 5.942ns.


## 4. ΒCD Πλήρης Αθροιστής

```
library ieee;
    use ieee.std_logic_1164.all;
2
    use ieee.numeric_std.all;
3
    entity Extra_Logic_Needed_Dataflow is
5
      port(
6
            AO,BO,CO,DO,CinO : in std_logic;
            OutCarryO
                         : out std_logic
8
           );
9
    end entity; -- extra logic
10
11
    architecture dataflow_arch of Extra_Logic_Needed_Dataflow is
^{12}
13
        signal L1,L2,L3 : std_logic;
14
15
    begin
16
17
      L1 \le A0 and B0;
18
      L2 \le C0 and D0;
19
      L3<=(Cin0 or L1 or L2);
20
      OutCarry0<= L3;</pre>
22
    end architecture ; -- arch
23
```

```
library IEEE;
1
    use IEEE.STD_LOGIC_1164.ALL;
2
3
    entity bcd full adder is
        Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
5
                B : in STD LOGIC VECTOR (3 downto 0);
6
                Sum : out STD_LOGIC_VECTOR (3 downto 0);
                Cin : in STD LOGIC;
8
                Cout : out STD_LOGIC);
                                           --Cout is the 5th bit of our BCD number,
9
10
                                            --Cout&Sum(3)&Sum(2)&Sum(1)&Sum(0) is our
11
                                            \hookrightarrow whole BCD output number
                                            -- '&' is concatenation
12
    end bcd_full_adder;
13
14
    architecture Structural of bcd_full_adder is
15
    --We use 2 Components one is the 4bit Parallel Adder and the other one is
16
    \rightarrow Extra_Logic
    --which is defined so the resulting code is designed with structural
17
    \rightarrow architecture.
```


```
COMPONENT bit_4_parallel_adder
18
        Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
19
                B : in STD_LOGIC_VECTOR (3 downto 0);
20
                Cin : in STD_LOGIC;
21
                Cout : out STD_LOGIC;
22
                Sum : out STD_LOGIC_VECTOR (3 downto 0));
23
    end COMPONENT;
24
25
    COMPONENT Extra_Logic_Needed_Dataflow
26
        Port (
27
                 AO,BO,CO,DO,CinO : in std_logic;
28
                 OutCarryO
                             : out std_logic
29
                );
30
    end COMPONENT;
31
32
    SIGNAL half_output : STD_LOGIC_VECTOR (3 DOWNTO 0) ;
33
    SIGNAL D1 : STD_LOGIC;
34
    SIGNAL D2 : STD_LOGIC;
35
    SIGNAL D3 : STD_LOGIC;
36
    SIGNAL ign: STD_LOGIC;
37
    SIGNAL Y1 : STD_LOGIC;
38
39
40
    begin
         --First Parallel Adder
41
        u1: bit_4_parallel_adder PORT MAP (A => A,
42
                                               B \Rightarrow B
43
                                               Cin => Cin,
44
                                               Cout => D1,
45
                                               Sum => half_output);
46
47
         --Extra Logic
48
        u2: Extra_Logic_Needed_Dataflow PORT MAP (
49
                                            A0 => half_output(3),
50
                                            B0 => half_output(2),
51
                                            CO => half_output(3),
52
                                            DO => half_output(1),
53
                                            Cin0 => D1,
54
                                            OutCarryO => Y1
55
                                               );
56
57
         --Second Parallel Adder
58
        u3: bit_4_parallel_adder PORT MAP (A => half_output,
59
                                               B(0) = 0.01
60
                                               B(1) => Y1,
61
                                               B(2) => Y1,
                                               B(3) = '0',
63
                                               Cin => '0',
64
                                               Cout => ign,
65
```


```
66 | Sum => Sum);
67 | 68 | Cout <= Y1;
69 | end Structural;
```



```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
    USE IEEE.numeric_std.ALL;
    USE IEEE.std_logic_unsigned.ALL;
5
    entity bcd_full_adder_tb is
6
    -- Port ();
    end bcd_full_adder_tb;
8
9
    architecture Bench of bcd_full_adder_tb is
10
11
        COMPONENT bcd_full_adder is
12
            Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
13
                    B : in STD_LOGIC_VECTOR (3 downto 0);
14
                    Sum : out STD_LOGIC_VECTOR (3 downto 0);
15
                    Cin : in STD_LOGIC;
16
                    Cout : out STD_LOGIC);
17
        end COMPONENT;
18
        SIGNAL A, B, Sum : STD_LOGIC_VECTOR(3 downto 0);
20
        SIGNAL Cin : STD LOGIC := '0';
21
        SIGNAL Cout : STD_LOGIC;
22
23
24
        CONSTANT T : TIME := 10 ns;
25
26
    begin
27
28
        uut: bcd_full_adder PORT MAP (A => A,
29
```

```
B \Rightarrow B,
30
                                            Cin => Cin,
31
                                            Cout => Cout,
32
                                            Sum => Sum);
33
34
         stimuli: PROCESS
35
          begin
36
              A <= "0000";
37
              B <= "0000";
38
39
40
              FOR j IN 1 TO 9 LOOP
41
              WAIT FOR T;
42
                  FOR i IN 1 TO 9 LOOP
43
                       A \ll A + 1;
44
                       WAIT FOR T;
45
                  end LOOP;
46
                  A <= "0000";
47
                  B \le B + 1;
48
              END LOOP;
49
50
            IF Cin = 'O' THEN
51
             Cin <= '1';
52
            ELSE
53
             Cin <= '0';
54
            END IF;
55
56
          end PROCESS;
57
58
    end Bench;
```






Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το B[0] στο Sum[3] και η συνολική καθυστέρηση είναι 5.976ns.

## 5. Παράλληλος BCD Αθροιστής 4ων ψηφίων

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
3
    entity bcd_4_parallel_adder is
        Port ( A : in STD_LOGIC_VECTOR (15 downto 0);
5
                B : in STD_LOGIC_VECTOR (15 downto 0);
6
                Cin : in STD_LOGIC;
                Sum : out STD_LOGIC_VECTOR (15 downto 0);
8
                Cout : out STD_LOGIC);
                                            --Cout is the 17th bit of our BCD number
9
                                            --where:
10
                                            --Cout&Sum(15...0) is our whole BCD output
11
                                            \rightarrow number
                                            -- '&' is concatenation
12
    end bcd_4_parallel_adder;
13
14
    architecture Structural of bcd_4_parallel_adder is
15
    --The Code of this structure is similar to the 4 bit Parallel Adder we designed
16
    \rightarrow in 3rd subquestion
    --the only difference is the use of the bcd_full_adder here as the component.
17
     COMPONENT bcd_full_adder
18
        Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
19
                B : in STD_LOGIC_VECTOR (3 downto 0);
20
                Sum : out STD_LOGIC_VECTOR (3 downto 0);
21
                Cin : in STD_LOGIC;
22
                Cout : out STD_LOGIC);
23
    end COMPONENT;
24
25
    SIGNAL Carry : STD_LOGIC_VECTOR (4 DOWNTO 0) ;
26
    begin
27
28
    Carry(0) <= Cin;</pre>
29
30
    G1: FOR i IN 0 TO 3 GENERATE
31
        Bcd: bcd_full_adder PORT MAP (A => A(4*i + 3 DOWNTO 4*i),
32
                                         B => B(4*i + 3 DOWNTO 4*i),
33
                                         Sum \Rightarrow Sum(4*i + 3 DOWNTO 4*i),
34
                                         Cin => Carry(i),
35
                                         Cout => Carry(i+1));
36
37
       end GENERATE;
38
39
    Cout <= Carry(4);</pre>
40
41
    end Structural;
```




```
library IEEE;
1
    use IEEE.STD_LOGIC_1164.ALL;
3
4
    entity bcd_4_parallel_adder_tb is
5
    end entity;
6
    architecture bench of bcd_4_parallel_adder_tb is
8
9
    COMPONENT bcd_4_parallel_adder IS
10
        Port ( A : in STD_LOGIC_VECTOR (15 downto 0);
11
                B : in STD_LOGIC_VECTOR (15 downto 0);
12
                Cin : in STD_LOGIC;
13
                Sum : out STD_LOGIC_VECTOR (15 downto 0);
14
                Cout : out STD_LOGIC);
15
    end COMPONENT;
16
17
    SIGNAL A, B, Sum : STD_LOGIC_VECTOR (15 downto 0);
18
    SIGNAL Cin, Cout : STD_LOGIC;
19
20
    CONSTANT T : TIME := 10 ns;
21
22
23
    begin
^{24}
25
        uut: bcd_4_parallel_adder PORT MAP (A => A,
26
                                                B \Rightarrow B,
27
```

```
Cin => Cin,
28
                                              Sum => Sum,
29
                                              Cout => Cout);
30
31
        stimuli: PROCESS
32
        BEGIN
            A \le "000000000000000"; --0000
34
            B <= "000000000000000"; --0000
35
            Cin <= '0';
36
            WAIT FOR T;
37
38
            A \le "000000000000000"; --0000
39
            B <= "00000000000000"; --0000
40
            Cin <= '1';
            WAIT FOR T;
42
43
            A <= "0001001000110100"; --1234
44
            B <= "0001000100010001"; --1111
45
            Cin <= '0';
46
            WAIT FOR T;
47
            A <= "1001001101110101"; --9375
49
            B <= "0001000100010001"; --1111
50
            WAIT FOR T;
51
52
            A \le "0001001000110100"; --1234
53
            B <= "1001001101010100"; --9354
54
            WAIT FOR T;
56
            A <= "1001001000110100"; --9234
57
            B <= "0001000100010001"; --1111
58
            Cin <= '1';
59
            WAIT FOR T;
60
61
            A \le "1001001000110100"; --0000
62
            B <= "0001000100010001"; --1111
63
            Cin <= '1';
64
            WAIT FOR T;
65
66
            A <= "0001000100010001"; --1111
67
            B <= "0001000100010001"; --1111
68
            Cin <= '1';
69
            WAIT FOR T;
70
71
            A <= "1001100110011001"; --9999
            B <= "1001100110011001"; --9999
73
            Cin <= '0';
74
            WAIT FOR T;
75
```

```
76
77
    A <= "100110011001"; --9999
78
    B <= "100110011001"; --9999
79
    Cin <= '1';
80
    WAIT FOR T;
81
    end PROCESS;
82
83
end bench;
```





Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το Cin στο Sum[14] και η συνολική καθυστέρηση είναι 9.513ns.