



Εθνικό Μετσόβιο Πολυτεχνείο

Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών

Ψηφιακά Συστήματα VLSI


2η Εργαστηριακή Άσκηση

Καραμπίνας Παναγιώτης (03116170)
Αλικάρης Αντώνιος Δημήτριος (03118062)

1. Ημιαθροιστής


Κώδικας και δομικό διάγραμμα (RTL)

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity half_adder is           --Here we declare our entity -to be designed-
5      Port ( Ac : in STD_LOGIC;    --declaration of variables as inputs or
        →  outputs
6          Bc : in STD_LOGIC;
7          Sc : out STD_LOGIC;
8          Cc : out STD_LOGIC);
9  end half_adder;
10
11  architecture Data_flow of half_adder is
12
13  begin
14      Sc <= Ac XOR Bc;           --by using the logic diagram of Half Adder as our
        →  starting point we initiate our design
15      Cc <= Ac AND Bc;
16
17  end Data_flow;
```




Κώδικας testbench και Κυματομορφή εξόδου

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4  USE IEEE.std_logic_unsigned.ALL;
5
6  entity half_adder_tb is
7  -- Port ( );
8  end half_adder_tb;
9
10 architecture Behavioral of half_adder_tb is
11
12 COMPONENT half_adder IS
13     Port ( Ac : in STD_LOGIC;
14           Bc : in STD_LOGIC;
15           Sc : out STD_LOGIC;
16           Cc : out STD_LOGIC);
17 end COMPONENT;
18
19 SIGNAL Ac, Bc, Sc, Cc : STD_LOGIC;
20
21 CONSTANT T : TIME := 10 ns;
22
23 begin
24
25     uut: half_adder PORT MAP (Ac => Ac,
26                               Bc => Bc,
27                               Sc => Sc,
28                               Cc => Cc);
29
30     stimuli: PROCESS
31     begin
32         Ac <= '0';
33         Bc <= '0';
34         WAIT FOR T;
35         Ac <= '0';
36         Bc <= '1';
37         WAIT FOR T;
38         Ac <= '1';
39         Bc <= '0';
40         WAIT FOR T;
41         Ac <= '1';
42         Bc <= '1';
43         WAIT FOR T;
44     end PROCESS;
45 end Behavioral;
```



Critical Path και Συνολική Καθυστερήση




Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το Bc στο Sc και η συνολική καθυστέρηση είναι 5.377ns.

2. Πλήρης Αθροιστής

Κώδικας και δομικό διάγραμμα (RTL)

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity full_adder is
5      Port ( A : in STD_LOGIC;
6            B : in STD_LOGIC;
7            Ci : in STD_LOGIC;
8            S : out STD_LOGIC;
9            Co : out STD_LOGIC);
10 end full_adder;
11
12 architecture Structural of full_adder is
13
14     SIGNAL w1 : STD_LOGIC ;      --We need 3 signals, because by looking at the logic
15     -- diagram of the Full Adder there are three intermediate paths
16     SIGNAL w2 : STD_LOGIC ;      --that can't be described as inputs or outputs.
17     SIGNAL w3 : STD_LOGIC ;
18
19     COMPONENT half_adder
20     Port ( Ac : in STD_LOGIC;
21           Bc : in STD_LOGIC;
22           Sc : out STD_LOGIC;
23           Cc : out STD_LOGIC);
24 end COMPONENT;
25
26 begin
27     --Below we see the structural use of 2 Half Adders, followed by the use of
28     -- a (simple) OR gate.
29     --The use of OR as a component was deemed excessive so the final code may be
30     -- described as Mixed (and not really structural)
31     u1: half_adder PORT MAP (Ac => A,
32                               Bc => B,
33                               Sc => w1,
34                               Cc => w2);
35
36     u2: half_adder PORT MAP (Ac => w1,
37                               Bc => Ci,
38                               Sc => S,
39                               Cc => w3);
40
41     Co <= w3 OR w2;
42
43 end Structural;
```



Κώδικας testbench και Κυματομορφή εξόδου

```


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5  entity full_adder_tb is
6  -- Port ( );
7  end full_adder_tb;
8
9  architecture Behavioral of full_adder_tb is
10
11  COMPONENT full_adder IS
12      Port ( A : in STD_LOGIC;
13            B : in STD_LOGIC;
14            Ci : in STD_LOGIC;
15            S : out STD_LOGIC;
16            Co : out STD_LOGIC);
17  end COMPONENT;
18
19  SIGNAL A, B, Ci, S, Co : STD_LOGIC;
20
21  CONSTANT T : TIME := 10 ns;
22
23  begin
24
25      uut: full_adder PORT MAP (A => A,
26                                B => B,
27                                Ci => Ci,
28                                S => S,
29                                Co => Co);
30
31      stimuli: PROCESS
32      begin

```


```

33     A <= '0';
34     B <= '0';
35     Ci <= '0';
36     WAIT FOR T;
37     A <= '1';
38     WAIT FOR T;
39     A <= '0';
40     B <= '1';
41     WAIT FOR T;
42     A <= '1';
43     WAIT FOR T;
44     A <= '0';
45     B <= '0';
46     Ci <= '1';
47     WAIT FOR T;
48     A <= '1';
49     WAIT FOR T;
50     A <= '0';
51     B <= '1';
52     WAIT FOR T;
53     A <= '1';
54     WAIT FOR T;
55 end PROCESS;
56 end Behavioral;

```



Critical Path και Συνολική Καθυστέρηση




Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock
Path 1	∞	3	4	2	A	S	5.377	3.778	1.599	∞	input port clock	
Path 2	∞	3	4	2	A	Co	5.351	3.752	1.599	∞	input port clock	

Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το A στο S και η συνολική καθυστέρηση είναι 5.377ns.

3. Παράλληλος Αθροιστής 4 bits

Κώδικας και δομικό διάγραμμα (RTL)

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5  entity bit_4_parallel_adder is
6      Port ( A : in STD_LOGIC_VECTOR (3 downto 0);    --The use of Logic_Vectors
7            B : in STD_LOGIC_VECTOR (3 downto 0);    -- -> So the program prints
8            Cin : in STD_LOGIC;
9            Cout : out STD_LOGIC;
10           Sum : out STD_LOGIC_VECTOR (3 downto 0));
11 end bit_4_parallel_adder;
12
13 architecture Structural of bit_4_parallel_adder is
14
15
16     SIGNAL Carry : STD_LOGIC_VECTOR (4 DOWNTO 0) ;
17
18     COMPONENT full_adder
19         Port ( A : in STD_LOGIC;
20               B : in STD_LOGIC;
21               Ci : in STD_LOGIC;
22               S : out STD_LOGIC;
23               Co : out STD_LOGIC);
24     end COMPONENT;
25
26     begin
27         --The Logic diagram of The 4 bit Parallel Adder consists of 4 consecutive
28         --so for our convenience we used a GENERATE Loop so the code is easier to
29         Carry(0) <= Cin;
30         G1: FOR i IN 0 TO 3 GENERATE
31             Adders: full_adder PORT MAP (A => A(i),
32                                           B => B(i),
33                                           Ci => Carry(i),
34                                           S => Sum(i),
35                                           Co => Carry(i+1));
36         end GENERATE;
37         Cout <= Carry(4);
38
39     end Structural;
```



Κώδικας testbench και Κυματομορφή εξόδου

```


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4  USE IEEE.std_logic_unsigned.ALL;
5
6  entity bit_4_parallel_adder_tb is
7  -- Port ( );
8  end bit_4_parallel_adder_tb;
9
10 architecture Bench of bit_4_parallel_adder_tb is
11
12 COMPONENT bit_4_parallel_adder is
13     Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
14           B : in STD_LOGIC_VECTOR (3 downto 0);
15           Cin : in STD_LOGIC;
16           Cout : out STD_LOGIC;
17           Sum : out STD_LOGIC_VECTOR (3 downto 0));
18 end COMPONENT;
19
20 SIGNAL A, B, Sum : STD_LOGIC_VECTOR(3 downto 0);
21 SIGNAL Cin : STD_LOGIC := '0';
22 SIGNAL Cout : STD_LOGIC;
23


```

```


24
25 CONSTANT T : TIME := 10 ns;
26
27 begin
28
29 uut: bit_4_parallel_adder PORT MAP (A => A,
30                                     B => B,
31                                     Cin => Cin,
32                                     Cout => Cout,
33                                     Sum => Sum);
34
35 stimuli: PROCESS
36 begin
37     A <= "0000";
38     B <= "0000";
39     WAIT FOR T;
40
41     FOR j IN 1 TO 15 LOOP
42         FOR i IN 1 TO 15 LOOP
43             A <= A + 1;
44             WAIT FOR T;
45         end LOOP;
46         B <= B + 1;
47         WAIT FOR T;
48     END LOOP;
49
50     IF Cin = '0' THEN
51         Cin <= '1';
52     ELSE
53         Cin <= '0';
54     END IF;
55
56 end PROCESS;
57
58 end Bench;

```





Critical Path και Συνολική Καθυστέρηση



Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το A[1] στο Cout και η συνολική καθυστέρηση είναι 5.942ns.

4. BCD Πλήρης Αθροιστής

Κώδικας και δομικό διάγραμμα (RTL)

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Extra_Logic_Needed_Dataflow is
6  port(
7      A0,B0,C0,D0,Cin0 : in  std_logic;
8      OutCarry0        : out std_logic
9  );
10 end entity; -- extra logic
11
12 architecture dataflow_arch of Extra_Logic_Needed_Dataflow is
13
14     signal L1,L2,L3 : std_logic;
15
16 begin
17
18     L1<=A0 and B0;
19     L2<=C0 and D0;
20     L3<=(Cin0 or L1 or L2);
21     OutCarry0<= L3;
22
23 end architecture ; -- arch
```

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity bcd_full_adder is
5      Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
6            B : in STD_LOGIC_VECTOR (3 downto 0);
7            Sum : out STD_LOGIC_VECTOR (3 downto 0);
8            Cin : in STD_LOGIC;
9            Cout : out STD_LOGIC);    --Cout is the 5th bit of our BCD number,
                                     --where:
                                     --Cout&Sum(3)&Sum(2)&Sum(1)&Sum(0) is our
                                     ↳ whole BCD output number
                                     -- '&' is concatenation
10
11 end bcd_full_adder;
12
13
14
15 architecture Structural of bcd_full_adder is
16 --We use 2 Components one is the 4bit Parallel Adder and the other one is
17 ↳ Extra_Logic
18 --which is defined so the resulting code is designed with structural
19 ↳ architecture.
```

```


18 COMPONENT bit_4_parallel_adder
19     Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
20           B : in STD_LOGIC_VECTOR (3 downto 0);
21           Cin : in STD_LOGIC;
22           Cout : out STD_LOGIC;
23           Sum : out STD_LOGIC_VECTOR (3 downto 0));
24 end COMPONENT;
25
26 COMPONENT Extra_Logic_Needed_Dataflow
27     Port (
28         A0,B0,C0,D0,Cin0 : in std_logic;
29         OutCarry0       : out std_logic
30     );
31 end COMPONENT;
32
33 SIGNAL half_output : STD_LOGIC_VECTOR (3 DOWNT0 0) ;
34 SIGNAL D1 : STD_LOGIC;
35 SIGNAL D2 : STD_LOGIC;
36 SIGNAL D3 : STD_LOGIC;
37 SIGNAL ign: STD_LOGIC;
38 SIGNAL Y1 : STD_LOGIC;
39
40 begin
41     --First Parallel Adder
42     u1: bit_4_parallel_adder PORT MAP (A => A,
43                                       B => B,
44                                       Cin => Cin,
45                                       Cout => D1,
46                                       Sum => half_output);
47
48     --Extra Logic
49     u2: Extra_Logic_Needed_Dataflow PORT MAP (
50         A0 => half_output(3),
51         B0 => half_output(2),
52         C0 => half_output(3),
53         D0 => half_output(1),
54         Cin0 => D1,
55         OutCarry0 => Y1
56     );
57
58     --Second Parallel Adder
59     u3: bit_4_parallel_adder PORT MAP (A => half_output,
60                                       B(0) => '0',
61                                       B(1) => Y1,
62                                       B(2) => Y1,
63                                       B(3) => '0',
64                                       Cin => '0',
65                                       Cout => ign,

```

```

66         Sum => Sum);
67
68     Cout <= Y1;
69
70 end Structural;

```



Κώδικας testbench και Κυματομορφή εξόδου

```



1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4  USE IEEE.std_logic_unsigned.ALL;
5
6  entity bcd_full_adder_tb is
7  -- Port ( );
8  end bcd_full_adder_tb;
9
10 architecture Bench of bcd_full_adder_tb is
11
12     COMPONENT bcd_full_adder is
13         Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
14               B : in STD_LOGIC_VECTOR (3 downto 0);
15               Sum : out STD_LOGIC_VECTOR (3 downto 0);
16               Cin : in STD_LOGIC;
17               Cout : out STD_LOGIC);
18     end COMPONENT;
19
20     SIGNAL A, B, Sum : STD_LOGIC_VECTOR(3 downto 0);
21     SIGNAL Cin : STD_LOGIC := '0';
22     SIGNAL Cout : STD_LOGIC;
23
24
25     CONSTANT T : TIME := 10 ns;
26
27 begin
28
29     uut: bcd_full_adder PORT MAP (A => A,

```


```

30         B => B,
31         Cin => Cin,
32         Cout => Cout,
33         Sum => Sum);
34
35 stimuli: PROCESS
36 begin
37     A <= "0000";
38     B <= "0000";
39
40
41     FOR j IN 1 TO 9 LOOP
42         WAIT FOR T;
43         FOR i IN 1 TO 9 LOOP
44             A <= A + 1;
45             WAIT FOR T;
46         end LOOP;
47         A <= "0000";
48         B <= B + 1;
49     END LOOP;
50
51     IF Cin = '0' THEN
52         Cin <= '1';
53     ELSE
54         Cin <= '0';
55     END IF;
56
57 end PROCESS;
58
59 end Bench;

```



Critical Path και Συνολική Καθυστέρηση




Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination
Path 1	∞	4	5	4	B[0]	Sum[3]	5.976	3.904	2.072	∞	input port clock	
Path 2	∞	4	5	4	B[1]	Cout	5.948	3.876	2.072	∞	input port clock	
Path 3	∞	4	5	4	B[1]	Sum[1]	5.948	3.876	2.072	∞	input port clock	
Path 4	∞	4	5	4	B[1]	Sum[2]	5.948	3.876	2.072	∞	input port clock	
Path 5	∞	3	4	3	B[0]	Sum[0]	5.351	3.752	1.599	∞	input port clock	

Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το B[0] στο Sum[3] και η συνολική καθυστέρηση είναι 5.976ns.

5. Παράλληλος BCD Αθροιστής 4ων ψηφίων

Κώδικας και δομικό διάγραμμα (RTL)

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity bcd_4_parallel_adder is
5      Port ( A : in STD_LOGIC_VECTOR (15 downto 0);
6            B : in STD_LOGIC_VECTOR (15 downto 0);
7            Cin : in STD_LOGIC;
8            Sum : out STD_LOGIC_VECTOR (15 downto 0);
9            Cout : out STD_LOGIC);    --Cout is the 17th bit of our BCD number
                                     --where:
                                     --Cout&Sum(15...0) is our whole BCD output
                                     ↳  number
                                     -- '8' is concatenation
12
13  end bcd_4_parallel_adder;
14
15  architecture Structural of bcd_4_parallel_adder is
16      --The Code of this structure is similar to the 4 bit Parallel Addder we designed
17      ↳  in 3rd subquestion
18      --the only difference is the use of the bcd_full_adder here as the component.
19      COMPONENT bcd_full_adder
20          Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
21                B : in STD_LOGIC_VECTOR (3 downto 0);
22                Sum : out STD_LOGIC_VECTOR (3 downto 0);
23                Cin : in STD_LOGIC;
24                Cout : out STD_LOGIC);
25
26  end COMPONENT;
27
28  SIGNAL Carry : STD_LOGIC_VECTOR (4 DOWNT0 0) ;
29  begin
30
31  Carry(0) <= Cin;
32
33  G1: FOR i IN 0 TO 3 GENERATE
34      Bcd: bcd_full_adder PORT MAP (A => A(4*i + 3 DOWNT0 4*i),
35                                    B => B(4*i + 3 DOWNT0 4*i),
36                                    Sum => Sum(4*i + 3 DOWNT0 4*i),
37                                    Cin => Carry(i),
38                                    Cout => Carry(i+1));
39
40  end GENERATE;
41
42  Cout <= Carry(4);
43
44  end Structural;
```



Κώδικας testbench και Κυματομορφή εξόδου

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5  entity bcd_4_parallel_adder_tb is
6  end entity;
7
8  architecture bench of bcd_4_parallel_adder_tb is
9
10 COMPONENT bcd_4_parallel_adder IS
11     Port ( A : in STD_LOGIC_VECTOR (15 downto 0);
12           B : in STD_LOGIC_VECTOR (15 downto 0);
13           Cin : in STD_LOGIC;
14           Sum : out STD_LOGIC_VECTOR (15 downto 0);
15           Cout : out STD_LOGIC);
16 end COMPONENT;
17
18 SIGNAL A, B, Sum : STD_LOGIC_VECTOR (15 downto 0);
19 SIGNAL Cin, Cout : STD_LOGIC;
20
21 CONSTANT T : TIME := 10 ns;
22
23
24 begin
25
26     uut: bcd_4_parallel_adder PORT MAP (A => A,
27                                           B => B,

```

```


28                                     Cin => Cin,
29                                     Sum => Sum,
30                                     Cout => Cout);
31
32 stimuli: PROCESS
33 BEGIN
34     A <= "0000000000000000";  --0000
35     B <= "0000000000000000";  --0000
36     Cin <= '0';
37     WAIT FOR T;
38
39     A <= "0000000000000000";  --0000
40     B <= "0000000000000000";  --0000
41     Cin <= '1';
42     WAIT FOR T;
43
44     A <= "0001001000110100";  --1234
45     B <= "0001000100010001";  --1111
46     Cin <= '0';
47     WAIT FOR T;
48
49     A <= "1001001101110101";  --9375
50     B <= "0001000100010001";  --1111
51     WAIT FOR T;
52
53     A <= "0001001000110100";  --1234
54     B <= "1001001101010100";  --9354
55     WAIT FOR T;
56
57     A <= "1001001000110100";  --9234
58     B <= "0001000100010001";  --1111
59     Cin <= '1';
60     WAIT FOR T;
61
62     A <= "1001001000110100";  --0000
63     B <= "0001000100010001";  --1111
64     Cin <= '1';
65     WAIT FOR T;
66
67     A <= "0001000100010001";  --1111
68     B <= "0001000100010001";  --1111
69     Cin <= '1';
70     WAIT FOR T;
71
72     A <= "1001100110011001";  --9999
73     B <= "1001100110011001";  --9999
74     Cin <= '0';
75     WAIT FOR T;

```


```

76
77     A <= "1001100110011001";  --9999
78     B <= "1001100110011001";  --9999
79     Cin <= '1';
80     WAIT FOR T;
81     end PROCESS;
82
83 end bench;

```



Critical Path και Συνολική Καθυστέρηση



Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από το Cin στο Sum[14] και η συνολική καθυστέρηση είναι 9.513ns.