

Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών

Ψηφιακά Συστήματα VLSI

3η Εργαστηριακή Άσκηση


Σχεδίαση Μονάδων Υλικού με την Τεχνική Pipelining

Καραμπίνας Παναγιώτης (03116170) Αλικάρης Αντώνιος Δημήτριος (03118062)

1. Σύγχρονος Πλήρης Αθροιστής

Κώδικας και δομικό διάγραμμα (RTL)

```
library ieee;
    use ieee.std_logic_1164.all;
2
    use ieee.numeric_std.all;
3
    entity Sychronous_Full_Adder_Behavioral is
5
      port(
6
           clk : in std_logic;
7
           rst : in std_logic;
8
           A : in std_logic;
9
              : in std_logic;
10
           Cin : in std_logic;
11
                 : out std_logic;
           Sum
12
           Cout : out std_logic
          );
14
    end entity; -- Synchronous Full Adder
15
16
    architecture behavioral_arch of Sychronous_Full_Adder_Behavioral is
17
    -- In the below implementation of the Sychronous adder we observe that only when
18
    → we have a logic switch
    --of our clock from 0 -> 1, there happens a change in our FA variables.
19
    -- Another point of interest is that the use of variables other than Sum and Cout
    → inside the if(of the CLK event)
    --triggers an unwanted behavior. So we understand that for every variable used
21
    → inside the if (CLK event) our compiler
    --creates a register, therefore it is logical to use a minimal number of
22
    \rightarrow variables inside the if statement.
    begin
23
      FA_LOGIC : process(rst,clk)
24
      begin
25
        if(rst='1') then
26
            Sum <= '0';
27
            Cout <= '0':
28
        elsif (clk'event and clk='1') then
29
            Sum <= A XOR B XOR Cin ;
30
            Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);
31
        end if;
      end process;
33
34
    end architecture ; -- arch
35
```




Κώδικας testbench και Κυματομορφή εξόδου


```
LIBRARY ieee;
    USE ieee.std_logic_1164.ALL;
2
3
    ENTITY Sychronous_Full_Adder_Behavioral_tb IS
4
    END Sychronous_Full_Adder_Behavioral_tb;
5
6
    ARCHITECTURE behavior OF Sychronous_Full_Adder_Behavioral_tb IS
7
8
     -- Component Declaration for the Unit Under Test (UUT)
9
10
     COMPONENT Sychronous Full Adder Behavioral
11
     PORT(
12
     A : IN std_logic;
13
     B : IN std_logic;
14
     Cin : IN std_logic;
     clk : in std_logic;
16
     rst : in std_logic;
17
     Sum : OUT std_logic;
18
     Cout : OUT std_logic
19
     );
20
     END COMPONENT;
21
22
     --constants
     constant T : time := 10ns; --clock period
24
     -- Inputs
25
     signal A : std logic := '0';
26
     signal B : std_logic := '0';
27
     signal Cin : std logic := '0';
28
     signal clk : std_logic := '0';
29
     signal rst : std_logic := '0';
31
     -- Outputs
32
     signal Sum : std_logic;
```


```
signal Cout : std_logic;
34
35
    BEGIN
36
37
     -- Instantiate the Unit Under Test (UUT)
38
     uut: Sychronous_Full_Adder_Behavioral PORT MAP (
39
     A => A,
     B \Rightarrow B,
41
     Cin => Cin,
42
     clk => clk,
43
     rst => rst,
44
     Sum => Sum,
45
     Cout => Cout
46
     );
47
48
     clk_gen: process begin
49
        clk <= '0';
50
        wait for T/2;
51
        clk <= '1';
52
        wait for T/2;
53
     end process;
     -- Stimulus process
     stim_proc: process
57
     begin
58
     -- hold reset state for 100 ns.
59
     wait for 30 ns;
60
61
     -- insert stimulus here
62
     A <= '1';
     B <= '1';
     Cin <= '0';
65
     wait for 30 ns;
66
67
     A <= 'O';
68
     B <= '1';
69
     Cin <= '0';
70
     wait for 30 ns;
72
     A <= '1';
73
     B <= '1';
74
     Cin <= '0';
75
     wait for 30 ns;
76
77
     A <= 'O';
     B <= '0';
     Cin <= '1';
80
     wait for 30 ns;
81
```

```
82
      A <= '1';
83
      B <= '0';
84
      Cin <= '1';
85
      wait for 30 ns;
86
87
      A <= 'O';
88
      B <= '1';
89
      Cin <= '1';
90
      wait for 30 ns;
91
92
      A <= '1';
93
      B <= '1';
94
      Cin <= '1';
95
      wait for 30 ns;
96
97
      end process;
98
99
     END;
100
```



Critical Path και Συνολική Καθυστέρηση





Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από τον τελευταίο καταχωρητή στο Cout και η συνολική καθυστέρηση είναι 4.076ns.

2. Σύγχρονος Αθροιστής Διάδοσης κρατουμένου 4ων bit

Κώδικας και δομικό διάγραμμα (RTL)


```
library ieee;
    use ieee.std_logic_1164.all;
2
    use ieee.numeric_std.all;
3
    entity Sychronous_4bit_Adder_Structural is
5
     port(
6
           clk : in std_logic;
7
           rst : in std_logic;
8
             : in std_logic_vector(3 downto 0);
9
              : in std_logic_vector(3 downto 0);
10
           Cin
               : in std_logic;
11
                 : out std_logic_vector(4 downto 0);
12
                : out std_logic
           Cout
13
          );
14
    end entity; -- Sychronous_4bit_Adder_Structural
15
16
    architecture structural arch of Sychronous 4bit Adder Structural is
17
18
19
      -- Declarations of lower level components
20
      -- used in this level of hierarchy
21
22
      --Our Implementation is only based on building blocks of the
23
      \rightarrow "Sychronous_Full_Adder_Behavioral", we also use
      --flip - flops but not in a structural way. The VLSI design was based on the
24
      → diagram given below.
      component Sychronous_Full_Adder_Behavioral is
25
        port(
26
           clk : in std_logic;
           rst : in std logic;
28
           A : in std_logic;
29
             : in std_logic;
30
           Cin : in std_logic;
31
           Sum : out std_logic;
32
           Cout
                : out std_logic
            );
34
      end component;
35
36
      ______
37
      -- Declarations of internal signals
38
      -- used in this level of hierarchy
39
    signal C, S : std_logic_vector(3 downto 0);
40
    signal R01, R02, R03, R10a, R10b, R12, R13, R20a, R20b, R21a, R21b, R23, R30a,

→ R30b, R31a, R31b, R32a, R32b: std_logic := '0';
```

```
42
    --4 stages of sychronous full adders according to our diagram
43
    begin
44
^{45}
      -- LEVEL O component instantiation --
46
47
      Sychronous_Full_Adder_Behavioral_INSTANCE_0 : Sychronous_Full_Adder_Behavioral
48
        port map (
49
                 clk => clk,
50
                rst => rst,
51
                   => A(0),
52
                В
                   => B(0),
53
                Cin => Cin,
                Sum => S(0),
55
                 Cout \Rightarrow C(0)
56
           );
57
58
      -- LEVEL 1 component instantiation --
59
60
61
62
      Sychronous_Full_Adder_Behavioral_INSTANCE_1 : Sychronous_Full_Adder_Behavioral
63
        port map (
64
                clk => clk,
65
                rst => rst,
66
                    => R10a,
67
                   => R10b,
68
                Cin => C(0),
69
                 Sum => S(1),
70
                 Cout => C(1)
71
                 );
72
73
      -- LEVEL 2 component instantiation --
74
      _____
75
      Sychronous_Full_Adder_Behavioral_INSTANCE_2 : Sychronous_Full_Adder_Behavioral
76
        port map (
77
                 clk => clk,
78
                 rst => rst,
79
                   => R21a,
80
                    => R21b,
81
                 Cin \Rightarrow C(1),
82
                 Sum => S(2),
83
                 Cout \Rightarrow C(2)
84
                 );
85
86
      -- LEVEL 3 component instantiation --
87
      _____
88
      Sychronous_Full_Adder_Behavioral_INSTANCE_3 : Sychronous_Full_Adder_Behavioral
89
```


```
port map (
90
                  clk => clk,
91
                  rst => rst,
92
                      => R32a,
93
                  В
                      => R32b,
94
                  Cin \Rightarrow C(2),
95
                  Sum \Rightarrow S(3),
                  Cout => C(3)
97
                   );
98
99
            --pipelining procedure:
100
            -- We made a single if statement for every single flip - flop we want to
101
            → create. Not the best procedure but it works fine.
            -- By creating a flip - flop structure the code would be more organized
102
            → and easy to read. Comments in the below statement
                explain the use of our flip - flops in respect to the given diagram.
103
           pipeline_proc: process(clk, rst)
104
           begin
105
              if (rst = '1') then
106
107
                  RO1 <= '0'; RO2 <= '0'; RO3 <= '0';
108
                  R10a \le "0"; R10b \le "0"; R12 \le "0"; R13 \le "0";
109
                  R20a <= '0'; R20b <= '0'; R21a <= '0'; R21b <= '0';
110
                  R23 \le "0"; R30a \le "0"; R30b \le "0";
111
                  R31a \le 0'; R31b \le 0'; R32a \le 0'; R32b \le 0';
112
113
             elsif (clk'event and clk='1') then
114
                  --delays for the s0 column
115
                  --After FA
116
                  Sum(0) \le R03; R03 \le R02; R02 \le R01; R01 \le S(0);
117
118
119
120
                  --delays for the Sum1 column
121
                  --After FA
122
                  Sum(1) \le R13; R13 \le R12; R12 \le S(1);
123
                  --Before FA
124
                  R10a <= A(1);
125
                  R10b \le B(1);
126
127
128
129
                  --delays for the Sum2 column
130
                  --After FA
131
                  Sum(2) \le R23; R23 \le S(2);
132
                  --Before FA
133
                  R21a \le R20a; R20a \le A(2);
134
                  R21b \le R20b; R20b \le B(2);
135
```

```
136
137
                  --delays for the Sum3 column
138
                  --After FA
139
                  Sum(3) \le S(3);
140
                  --Before FA
141
                  R32a <= R31a; R31a <= R30a; R30a <= A(3);
142
                  R32b \le R31b; R31b \le R30b; R30b \le B(3);
143
144
                  --delays for the Sum4 column
145
                  Sum(4) <= C(3);
146
              end if;
147
            end process;
148
     end architecture ; -- arch
149
```



Προσθέσαμε επιπλέον καταχωρητές πριν και μετά τα full adder blocks, τόσους ώστε τα δεδομένα να είναι στο ίδιο επίπεδο την ίδια χρονική στιγμή. Για παράδειγμα, όταν ο πρώτος αθροιστής υπολογίσει το αποτέλεσμα, αυτό το εμφανιστεί στην έξοδο μετά από 3 καθυστερήσεις και αυτό διότι ο τελευταίος αθροιστής θα υπολογίσει τον ίδιο αριθμό 3 κύκλους μετά τον 10.

Πιο συγκεκριμένα, οι καθυστερήσεις σε κάθε στάδιο έγιναν με βάση το παρακάτω διάγραμμα, όπου στα σημεία που υπάρχουν κουκκίδες προστέθηκε μία καθυστέρηση δηλαδή ένας καταχωρητής.




Κώδικας testbench και Κυματομορφή εξόδου


```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2
    USE IEEE.numeric_std.ALL;
    USE IEEE.std logic unsigned.ALL;
5
6
    entity Sychronous_4bit_Adder_Structural_tb is
7
    -- Port ();
8
    end entity;
9
10
    architecture Bench of Sychronous_4bit_Adder_Structural_tb is
11
12
    COMPONENT Sychronous_4bit_Adder_Structural is
13
        Port (
14
           clk : in std_logic;
15
           rst : in std_logic;
16
               : in std_logic_vector(3 downto 0);
17
               : in std_logic_vector(3 downto 0);
18
                : in std_logic;
           Cin
19
                : out std_logic_vector(4 downto 0)
20
                );
21
    end COMPONENT;
22
23
    SIGNAL A, B : STD_LOGIC_VECTOR(3 downto 0);
24
    SIGNAL Sum : STD_LOGIC_VECTOR(4 downto 0);
25
    SIGNAL Cin : STD_LOGIC := '0';
```


```
SIGNAL clk : std_logic;
    SIGNAL rst : std_logic := '0';
28
29
    CONSTANT T : TIME := 10 ns;
30
31
    begin
32
33
    uut: Sychronous_4bit_Adder_Structural PORT MAP (
34
                                             clk =>clk,
35
                                             rst => rst,
36
                                             A => A,
37
                                             B \Rightarrow B,
38
                                             Cin => Cin,
39
                                             Sum => Sum);
40
41
42
43
    stimuli: PROCESS
     begin
44
         A <= "0000";
45
        B <= "0000";
46
        WAIT FOR T;
47
48
        FOR j IN 1 TO 15 LOOP
49
             FOR i IN 1 TO 15 LOOP
50
                  A \ll A + 1;
51
                  WAIT FOR T;
52
             end LOOP;
53
             B \le B + 1;
54
             WAIT FOR T;
55
        END LOOP;
56
57
        IF Cin = 'O' THEN
58
        Cin <= '1';
59
       ELSE
60
        Cin <= '0';
61
       END IF;
62
63
     end PROCESS;
64
65
      clk_gen: process begin
66
         clk <= '0';
67
        wait for T/2;
68
        clk <= '1';
69
        wait for T/2;
70
     end process;
71
72
73
74
```

end Bench;



Critical Path και Συνολική Καθυστέρηση





Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από τον τελευταίο καταχωρητή στο Sum[0] και η συνολική καθυστέρηση είναι 4.076 ns.

Ο Παράλληλος Αθροιστής της 2ης Εργαστηριακής Άσκησης είχε ως καθυστέρηση, και άρα ως κύκλο ρολογιού θεωρώντας ότι είναι σύγχρονος, 5.942ns. Άρα, με την μέθοδο pipeline μειώσαμε την καθυστέρηση στο 1/3 της αρχικής. Όσον, αφορά την κατανάλωση πόρων, η μέθοδος pipeline χρησιμοποιεί σαφώς περισσότερο υλικό. Πιο συγκεκριμένα χρησιμοποιεί 3 επιπλέον καταχωρητές σε κάθε στάδιο, σε αντίθεση με τον προηγούμενο που δεν χρησιμοποιεί κανέναν. Όμως, τα πλεονεκτήματα του pipelining ξεπερνούν το παραπάνω μειονέκτημα καθώς το σύστημά μας γίνεται αρκετά πιο γρήγορο και καταναλώνει λιγότερη ισχύ.

3. Συστολικός Πολλαπλασιαστής διάδοσης κρατουμένου 4ων bit

Κώδικας και δομικό διάγραμμα (RTL)

D Flip Flop

```
Library IEEE;
1
    USE IEEE.Std_logic_1164.all;
2
    entity D_Flip_Flop_behavioral is
4
       port(
          Q : out std_logic;
6
          Clk : in std_logic;
          rst : in std_logic;
8
          D :in std_logic
9
       );
10
    end D_Flip_Flop_behavioral;
11
    architecture Behavioral of D_Flip_Flop_behavioral is
12
    begin
13
     process(Clk)
14
     begin
15
        if(rst='1') then
16
             Q<='0';
17
        elsif(rising_edge(Clk)) then
18
             Q <= D;
19
        end if;
20
     end process;
    end Behavioral;
```

Building Block

```
library ieee;
1
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
3
4
    -- The following is the implementation of the Building block that we will use for
    \rightarrow the Multiplication design.
    --We can observe the diagram of the building block at the upper left corner of
6
    → the Multiplication diagram we quoted below.
    entity Building_Block is
7
      port(
8
           clk : in std_logic;
9
           rst : in std_logic;
10
           Sin : in std_logic;
11
           Ain
                 : in std logic;
12
                  : in std logic;
           Bin
13
           Cin : in std_logic;
14
```

```
Sout: out std logic;
15
           Cout: out std_logic;
16
           Aout: out std_logic;
17
           Bout: out std_logic
18
          );
19
    end entity; -- Building Block
20
21
    architecture structural_arch of Building_Block is
22
23
24
      -- Declarations of lower level components
25
      -- used in this level of hierarchy
26
      component Sychronous_Full_Adder_Behavioral is
27
        port(
28
           clk : in std_logic;
29
           rst : in std logic;
30
           A : in std_logic;
31
           B : in std_logic;
32
           Cin : in std_logic;
33
           Sum : out std_logic;
34
           Cout : out std_logic
35
            );
36
      end component;
37
38
      component D_Flip_Flop_behavioral is
39
        port(
40
          Q : out std_logic;
41
          Clk : in std_logic;
42
          rst : in std_logic;
43
          D :in std_logic
44
            );
45
      end component;
46
47
      -- Declarations of internal signals
48
      -- used in this level of hierarchy
49
    signal C1,C3 : std_logic; -- // C1 -> input FA // C3 -> between D's //
50
    begin
51
      C1<=Ain AND Bin;
52
      _____
53
      -- LEVEL O component instantiation --
54
      _____
55
      Sychronous_Full_Adder_Behavioral_INSTANCE_0 : Sychronous_Full_Adder_Behavioral
56
        port map (
57
                clk => clk,
                rst => rst,
59
                  \Rightarrow C1, --result of AND
60
                  => Sin, --result of above addition
61
                Cin => Cin,
62
```

```
Sum => Sout,
63
                 Cout => Cout
64
            );
65
      D_Flip_Flop_behavioral_INSTANCE_0 : D_Flip_Flop_behavioral
66
        port map (
67
           Q => Bout,
           Clk => clk,
69
           rst => rst,
70
           D => Bin
71
            );
72
73
      -- LEVEL 1 component instantiation --
74
75
      D_Flip_Flop_behavioral_INSTANCE_1 : D_Flip_Flop_behavioral
76
        port map (
77
           Q => C3
78
           Clk => clk,
79
           rst => rst,
80
           D => Ain
81
            );
82
83
      -- LEVEL 2 component instantiation --
84
85
      D_Flip_Flop_behavioral_INSTANCE_2 : D_Flip_Flop_behavioral
86
        port map (
87
           Q => Aout,
88
           Clk => clk,
89
           rst => rst,
90
           D => C3
91
            );
92
93
    end architecture ; -- arch
94
```

Σημειώνεται ότι το Building Block φαίνεται στην άνω δεξιά γωνία της φωτογραφίας που ακολουθεί και που δείχνει την διαγραμματική υλοποίηση του πολλαπλασιαστή.

Πολλαπλασιαστής

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

--Our design is based on the diagram given below the code part.
--Regarding the delays we use code as the one given below, to create delays via

→ the use of flip - flops(D):

-- delay_n:process (clk) --n clock cycles
-- begin
-- if rising_edge(clk) then
```

```
delay0 <= delay1;</pre>
10
11
             . . . .
12
             . . . .
             . . . .
13
             delayn-1 \ll A(x);
14
          end if;
15
        end process;
16
17
    entity Sychronous_Systolic_4bit_Multiplier is
18
        Port ( clk : in std_logic;
19
                rst : in std_logic;
20
                A : in STD_LOGIC_VECTOR (3 downto 0);
21
                B : in STD_LOGIC_VECTOR (3 downto 0);
22
                Cin : in STD LOGIC;
23
                Product : out STD_LOGIC_VECTOR (7 downto 0));
24
    end Sychronous_Systolic_4bit_Multiplier;
25
26
    architecture Structural of Sychronous_Systolic_4bit_Multiplier is
27
        --Our single component used 16 times is the Sychronous FA
28
        component Building_Block is
29
        port(
30
           clk : in std_logic;
31
           rst : in std_logic;
32
           Sin : in std_logic;
33
           Ain : in std_logic;
34
           Bin : in std_logic;
35
           Cin : in std logic;
36
           Sout: out std_logic;
37
           Cout: out std logic;
           Aout: out std_logic;
           Bout: out std logic
40
            );
41
      end component;
42
      -- About Delays:
43
      --We have 4 categories:
44
      --1)Delays for the Cin of each FA
45
      --2)Delays for the "straight" (according to the diagram) inputs ,B
46
      --3) Delays for the "diagonal" (according to the diagram) inputs, A
47
      --4)Delays for the Outputs of the last Full Adders-counting from top to
48
      → bottom-(giving us the multiplication result)
49
      --In the following code we distinguish every type of delay from each other
50
      → according to the above enumeration.
51
      --Signals regarding subtotals
53
      signal P0 : std_logic_vector(9 downto 0):="0000000000"; --ready
54
      signal P1 : std_logic_vector(8 downto 0):="000000000"; --ready
55
```

```
signal P2: std logic vector(7 downto 0):="000000000"; --ready
56
       signal P3 : std logic vector(6 downto 0):="00000000"; --ready
57
       signal P4 : std logic vector(4 downto 0):="00000"; --ready
58
       signal P5 : std_logic_vector(2 downto 0):="000"; --ready
59
       signal P6 : std_logic:='0'; --ready
60
       signal P7 : std_logic:='0'; --ready
       --signals regarding internal transports
63
       signal CO: std_logic_vector(3 downto 0):="0000"; --Cout each gate
64
       signal C1 : std_logic_vector(3 downto 0):="0000"; --Cout each qate
65
       signal C2: std logic vector(3 downto 0):="0000"; --Cout each gate
66
       signal C3 : std logic vector(3 downto 0):="0000"; --Cout each gate
67
       signal A0 : std_logic_vector(3 downto 0):="0000"; --diagonal
68
       signal A1 : std logic vector(3 downto 0):="0000"; --diagonal
       signal A2 : std_logic_vector(3 downto 0):="0000"; --diagonal
70
       signal A3 : std logic vector(3 downto 0):="0000"; --diagonal
71
       signal B0 : std logic vector(3 downto 0):="0000"; --straight
72
       signal B1 : std_logic_vector(3 downto 0):="0000"; --straight
73
       signal B2 : std_logic_vector(3 downto 0):="0000"; --straight
74
       signal B3 : std_logic_vector(3 downto 0):="0000"; --straight
75
76
       --delays for A
77
       signal delayA1 : std_logic:='0';
78
       signal delayA2,delayA3 : std_logic:='0';
79
       signal delayA4,delayA5,delayA6 : std_logic:='0';
80
81
       --delays for B
82
       signal delayB1,delayB2 : std_logic:='0';
83
       signal delayB3,delayB4 : std logic:='0';
84
       signal delayB5,delayB6,delayB7 : std_logic:='0';
85
       signal delayB8,delayB9,delayB10 : std logic:='0';
86
       signal delayB11,delayB12,delayB13,delayB14 : std logic:='0';
87
       --delays for C
88
       signal delayC1,delayC3 : std_logic:='0';
89
       signal delayC2,delayC4 : std_logic:='0';
90
       signal delayC5,delayC6 : std_logic:='0';
91
    begin
92
93
94
95
96
98
99
100
      Building_Block_INSTANCE_0: Building_Block
101
        port map ( clk => clk,
102
                    rst => rst,
103
```

```
Sin => '0',
104
                         Ain \Rightarrow A(0),
105
                         Bin \Rightarrow B(0),
106
                         Cin => '0',
107
                         Sout \Rightarrow PO(0),
108
                         Cout => CO(0),
109
                         Aout \Rightarrow AO(0),
110
                         Bout \Rightarrow BO(0));
111
112
      --Type 4
113
       delay_P0:process (clk)
                                                       --10 clock cycles
114
      begin
115
        if rising_edge(clk) then
116
           Product(0) <= P0(9);
117
           P0(9) \le P0(8);
118
           PO(8) \le PO(7);
119
           PO(7) \le PO(6);
120
           PO(6) \leftarrow PO(5);
121
           PO(5) \leftarrow PO(4);
122
           PO(4) \leftarrow PO(3);
123
           PO(3) \leftarrow PO(2);
124
           PO(2) \leftarrow PO(1);
125
           PO(1) \le PO(0);
126
        end if;
127
      end process;
128
      --Type 3
129
       delay_1:process (clk)
130
      begin
131
        if rising_edge(clk) then
132
           delayA1 \ll A(1);
133
        end if;
134
      end process;
135
136
        Building_Block_INSTANCE_1: Building_Block
137
           port map ( clk => clk,
138
                         rst => rst,
139
                         Sin => '0',
140
                         Ain => delayA1,
141
                         Bin => BO(0),
142
                         Cin => CO(0),
143
                         Sout =>P1(0),
144
                         Cout \Rightarrow CO(1),
145
                         Aout \Rightarrow A1(0),
146
                         Bout \Rightarrow BO(1));
147
      --Type 3
148
       delay_2:process (clk)
                                                      --2 clock cycles
149
      begin
150
        if rising_edge(clk) then
151
```

```
delayA2 <= delayA3;</pre>
152
          delayA3 \ll A(2);
153
        end if;
154
     end process;
155
156
        Building_Block_INSTANCE_2: Building_Block
157
          port map ( clk => clk,
158
                        rst => rst,
159
                        Sin => '0',
160
                        Ain => delayA2,
161
                        Bin => BO(1),
162
                        Cin => CO(1),
163
                        Sout =>P2(0),
164
                        Cout \Rightarrow CO(2),
165
                        Aout \Rightarrow A2(0),
166
                        Bout \Rightarrow B0(2));
167
      --Type 3
168
      delay_3:process (clk)
                                                    --3 clock cycles
169
     begin
170
        if rising_edge(clk) then
171
          delayA4 <= delayA5;</pre>
172
          delayA5 <= delayA6;</pre>
173
          delayA6 \ll A(3);
174
        end if;
175
     end process;
176
177
        Building_Block_INSTANCE_3: Building_Block
178
          port map ( clk => clk,
179
                        rst => rst,
                        Sin => '0',
181
                        Ain => delayA4,
182
                        Bin \Rightarrow BO(2),
183
                        Cin => CO(1),
184
                        Sout =>P3(0),
185
                        Cout \Rightarrow CO(3),
186
                        Aout \Rightarrow A3(0),
187
                        Bout \Rightarrow BO(3));
188
      --Type 2
189
      delay_4:process (clk)
                                                    --2 clock cycles
190
     begin
191
        if rising_edge(clk) then
192
          delayB1 <= delayB2;</pre>
193
          delayB2 \ll B(1);
194
        end if;
195
     end process;
196
197
        Building_Block_INSTANCE_4: Building_Block
198
          port map ( clk => clk,
199
```

```
rst => rst,
200
                           Sin \Rightarrow P1(0),
201
                           Ain \Rightarrow AO(0),
202
                           Bin => delayB1,
203
                           Cin => '0',
204
                           Sout \Rightarrow P1(1),
205
                           Cout \Rightarrow C1(0),
206
                           Aout \Rightarrow AO(1),
207
                           Bout => B1(0));
208
209
       --Type 4
210
       delay_P1:process (clk)
                                                            --8 clock cycles
211
      begin
212
         if rising_edge(clk) then
213
           Product(1) <= P1(8);
214
           P1(8) \ll P1(7);
215
           P1(7) \ll P1(6);
216
           P1(6) \leftarrow P1(5);
217
           P1(5) \leftarrow P1(4);
218
           P1(4) \leftarrow P1(3);
219
           P1(3) \leftarrow P1(2);
220
           P1(2) \leftarrow P1(1);
221
         end if;
222
      end process;
223
224
         Building_Block_INSTANCE_5: Building_Block
225
           port map ( clk => clk,
226
                           rst => rst,
227
                           Sin \Rightarrow P2(0),
228
                           Ain \Rightarrow A1(0),
229
                           Bin \Rightarrow B1(0),
230
                           Cin \Rightarrow C1(0),
231
                           Sout =>P2(1),
232
                           Cout => C1(1),
233
                           Aout \Rightarrow A1(1),
234
                           Bout => B1(1));
235
236
         Building_Block_INSTANCE_6: Building_Block
237
           port map ( clk => clk,
238
                           rst => rst,
239
                           Sin \Rightarrow P3(0),
240
                           Ain \Rightarrow A2(0),
241
                           Bin \Rightarrow B1(1),
^{242}
                           Cin \Rightarrow C1(1),
243
                           Sout \Rightarrow P3(1),
                           Cout \Rightarrow C1(2),
245
                           Aout \Rightarrow A2(1),
246
                           Bout \Rightarrow B1(2));
247
```

```
--Type 1
248
       delay_5:process (clk)
                                                     --5 clock cycles
249
     begin
250
        if rising_edge(clk) then
251
          delayC1 \ll CO(3);
252
           --delayC2 \ll CO(3);
253
254
        end if;
      end process;
255
256
        Building_Block_INSTANCE_7: Building_Block
257
          port map ( clk => clk,
258
                        rst => rst,
259
                        Sin => delayC1,
260
                        Ain \Rightarrow A3(0),
261
                        Bin => B1(2),
262
                        Cin \Rightarrow C1(2),
263
                        Sout =>P4(0),
264
                        Cout => C1(3),
265
                        Aout \Rightarrow A3(1),
266
                        Bout \Rightarrow B1(3));
267
      --Type 2
268
                                                     --5 clock cycles
       delay_6:process (clk)
269
270
        if rising_edge(clk) then
271
          delayB3 <= delayB4;</pre>
272
          delayB4 <= delayB5;</pre>
273
          delayB5 <= delayB6;</pre>
274
          delayB6 \ll B(2);
275
        end if;
276
277
      end process;
278
        Building_Block_INSTANCE_8: Building_Block
279
          port map ( clk => clk,
280
                        rst => rst,
281
                        Sin \Rightarrow P2(1),
282
                        Ain \Rightarrow AO(1),
283
                        Bin => delayB3,
284
                        Cin => '0',
285
                        Sout \Rightarrow P2(2),
286
                        Cout \Rightarrow C2(0),
287
                        Aout \Rightarrow AO(2),
288
                        Bout => B2(0));
289
      --Type 4
290
       delay_P2:process (clk)
                                                      --7 clock cycles
291
     begin
292
        if rising_edge(clk) then
293
          Product(2) \leftarrow P2(7);
294
          P2(7) \le P2(6);
295
```


```
P2(6) \le P2(5);
296
           P2(5) \le P2(4);
297
           P2(4) \leftarrow P2(3);
298
           P2(3) \le P2(2);
299
        end if;
300
      end process;
301
302
        Building_Block_INSTANCE_9: Building_Block
303
           port map ( clk => clk,
304
                         rst => rst,
305
                         Sin => P3(1),
306
                         Ain \Rightarrow A1(1),
307
                         Bin => B2(0),
308
                         Cin \Rightarrow C2(0),
309
                         Sout \Rightarrow P3(2),
310
                         Cout \Rightarrow C2(1),
311
                         Aout \Rightarrow A1(2),
312
                         Bout \Rightarrow B2(1));
313
314
        Building_Block_INSTANCE_10: Building_Block
315
           port map ( clk => clk,
316
                         rst => rst,
317
                         Sin \Rightarrow P4(0),
318
                         Ain \Rightarrow A2(1),
319
                         Bin => B2(1),
320
                         Cin \Rightarrow C2(1),
321
                         Sout =>P4(1),
322
                         Cout \Rightarrow C2(2),
323
                         Aout \Rightarrow A2(2),
324
325
                         Bout \Rightarrow B2(2));
      --Type 1
326
       delay_7:process (clk)
                                                       --2 clock cycles
327
      begin
328
        if rising_edge(clk) then
329
           delayC3 \ll C1(3);
330
           --delayC4 \ll C1(3);
331
        end if;
332
      end process;
333
334
        Building_Block_INSTANCE_11: Building_Block
335
           port map ( clk => clk,
336
                         rst => rst,
337
                         Sin => delayC3,
338
                         Ain \Rightarrow A3(1),
339
                         Bin => B2(2),
340
                         Cin => C2(2),
341
                         Sout =>P5(0),
342
                         Cout \Rightarrow C2(3),
343
```


```
Aout \Rightarrow A3(2),
344
                        Bout => B2(3);
345
      --Type 2
346
                                                     --6 clock cycles
       delay_8:process (clk)
347
     begin
348
        if rising_edge(clk) then
349
          delayB7 <= delayB8;</pre>
350
          delayB8 <= delayB9;</pre>
351
           delayB9 <= delayB10;</pre>
352
          delayB10 <= delayB11;</pre>
353
          delayB11 <= delayB12;</pre>
354
          delayB12 \le B(3);
355
        end if;
356
      end process;
357
358
        Building_Block_INSTANCE_12: Building_Block
359
          port map ( clk => clk,
360
                        rst => rst,
361
                        Sin => P3(2),
362
                        Ain \Rightarrow AO(2),
363
                        Bin => delayB7,
364
                        Cin => '0',
365
                        Sout =>P3(3),
366
                        Cout \Rightarrow C3(0),
367
                        Aout \Rightarrow AO(3),
368
                        Bout => B3(0));
369
      --Type 4
370
       delay_P3:process (clk)
                                                       --4 clock cycles
371
     begin
372
373
        if rising_edge(clk) then
          Product(3) <= P3(6);
374
          P3(6) \le P3(5);
375
          P3(5) \le P3(4);
376
          P3(4) \le P3(3);
377
        end if;
378
     end process;
379
380
        Building_Block_INSTANCE_13: Building_Block
381
          port map ( clk => clk,
382
                        rst => rst,
383
                        Sin \Rightarrow P4(1),
384
                        Ain \Rightarrow A1(2),
385
                        Bin => B3(0),
386
                        Cin \Rightarrow C3(0),
387
                        Sout =>P4(2),
388
                        Cout \Rightarrow C3(1),
389
                        Aout \Rightarrow A1(3),
390
                        Bout \Rightarrow B3(1));
391
```

```
-- Type 4
392
      delay_P4:process (clk)
                                                     --3 clock cycles
393
     begin
394
        if rising_edge(clk) then
395
          Product(4) <= P4(4);
396
          P4(4) \le P4(3);
397
          P4(3) \leftarrow P4(2);
398
        end if;
399
     end process;
400
401
        Building_Block_INSTANCE_14: Building_Block
402
          port map ( clk => clk,
403
                       rst => rst,
404
                        Sin \Rightarrow P5(0),
405
                        Ain => A2(2),
406
                       Bin \Rightarrow B3(1),
407
                        Cin \Rightarrow C3(1),
408
                        Sout =>P5(1),
409
                        Cout \Rightarrow C3(2),
410
                        Aout \Rightarrow A2(3),
411
                        Bout \Rightarrow B3(2));
412
      -- Type 4
413
      delay_P5:process (clk)
                                                     --2 clock cycles
414
     begin
415
        if rising_edge(clk) then
416
          Product(5) <= P5(2);
417
          P5(2) \le P5(1);
418
        end if;
419
     end process;
420
421
      --Type 1
      delay 9:process (clk)
                                                    --2 clock cycles
422
423
        if rising_edge(clk) then
424
          delayC5 \ll C2(3);
425
          --delayC6 \iff C2(3);
426
        end if;
427
     end process;
428
429
        Building_Block_INSTANCE_15: Building_Block
430
          port map ( clk => clk,
431
                       rst => rst,
432
                        Sin => delayC5,
433
                        Ain => A3(2),
434
                        Bin => B3(2),
435
                        Cin => C3(2),
436
                        Sout =>P6,
437
                        Cout \Rightarrow P7,
438
                        Aout \Rightarrow A3(3),
439
```

```
Bout => B3(3));
440
     --Type 4
441
      delay_P6_P7:process (clk)
                                                      --2 clock cycles
442
     begin
443
       if rising_edge(clk) then
444
          Product(7) <= P7;</pre>
445
          Product(6) <= P6;</pre>
446
       end if;
447
     end process;
448
449
     end Structural;
450
```

Παρακάτω δίνεται το διάγραμμα το οποίο παρουσιάζει οπτικά την υλοποίηση που πραγματοποιήσαμε καθώς και το rtl σχηματικό.






Κώδικας testbench και Κυματομορφή εξόδου


```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    USE IEEE.numeric std.ALL;
3
    USE IEEE.std_logic_unsigned.ALL;
4
5
6
    entity Sychronous_Systolic_4bit_Multiplier_tb is
7
    -- Port ();
    end entity;
10
    architecture Bench of Sychronous_Systolic_4bit_Multiplier_tb is
11
12
    COMPONENT Sychronous_Systolic_4bit_Multiplier is
13
        Port ( clk : in std_logic;
14
                rst : in std_logic;
15
                A : in STD_LOGIC_VECTOR (3 downto 0);
16
                B : in STD_LOGIC_VECTOR (3 downto 0);
17
                Cin : in STD LOGIC;
18
                Product : out STD_LOGIC_VECTOR (7 downto 0));
19
    end COMPONENT;
20
21
    SIGNAL A, B : STD_LOGIC_VECTOR(3 downto 0);
22
    SIGNAL Product : STD_LOGIC_VECTOR(7 downto 0);
23
    SIGNAL Cin : STD_LOGIC := '0';
    SIGNAL clk : std_logic;
25
    SIGNAL rst : std_logic := '0';
26
27
    CONSTANT T : TIME := 10 ns;
28
29
    begin
30
31
    uut: Sychronous_Systolic_4bit_Multiplier PORT MAP (
                                           clk =>clk,
33
                                           rst => rst,
34
                                           A => A,
35
                                           B \Rightarrow B
36
                                           Cin => Cin,
37
                                           Product => Product);
38
39
40
    stimuli: PROCESS
41
     begin
42
        A <= "0000";
43
        B \le "0000";
44
        WAIT FOR T;
45
46
```

```
FOR j IN 1 TO 15 LOOP
47
             FOR i IN 1 TO 15 LOOP
48
                  A \ll A + 1;
49
                  WAIT FOR T;
50
             end LOOP;
51
             B \le B + 1;
52
             WAIT FOR T;
53
        END LOOP;
54
55
        IF Cin = 'O' THEN
56
        Cin <= '1';
57
       ELSE
58
        Cin <= '0';
59
       END IF;
60
61
     end PROCESS;
62
63
      clk_gen: process begin
64
         clk <= '0';
65
        wait for T/2;
66
        clk <= '1';
67
        wait for T/2;
68
     end process;
69
70
71
72
    end Bench;
73
```





Critical Path και Συνολική Καθυστέρηση



Όπως φαίνεται από την παραπάνω εικόνα, το critical path είναι από τον τελευταίο καταχωρητή στο Product[5] και η συνολική καθυστέρηση είναι 4.076ns.