MANO BASIC COMPUTER

```
ENG \ Ali Khamis
ENG \ Fares Hazem
ENG \ Ahmed Mohamed
ENG \ Mahmoud Abdelsamad
ENG \ Saleh Gamal
ENG \ Abdallah Alsayed
ENG \ Ahmed Shehata
```

MODERATOR:

ENG \ Kamel Mohamed

INTRODUCTION

- The Mano basic computer is a classic example of a simple computer architecture. It is a 16-bit computer.
- The Mano basic computer consists of several main components, including a central processing unit, memory, and a clock.
- We used verilog language to program this project

VERILOG


• Once we have created the necessary modules, we can simulate the behavior of the Mano basic computer using a Verilog simulator. This allows us to test the functionality of the computer and verify that it operates as expected. We can also use Verilog to synthesize the design into actual hardware, which can be programmed onto a field programmable gate array (FPGA) or other hardware platform

INSTRUCTION CODE & DESIGN

- 01 Sequence counter
- 02 Memory
- 03 Register
- 04 Control Register
- 05 ALU



```
module SC_Control(CLR, T, D,I,B,S);
 2
          output CLR, S;
 3
          input [7:0] T, D;
          input I;
          input [15:0] B;
          wire al, a2, a3, a4, a5, o1, o2;
 8
         wire r, In;
 9
10
11
          assign I=~I ;
          assign r= D[7] & T[3] &In;
12
13
          assign o1 = D[4] \mid D[3];
          assign al = ol & T[4];
14
15
          assign a2 = D[7] & T[3];
16
          assign a3 = D[6] & T[6];
17
          assign o2 = D[2] | D[1] | D[0] | D[5];
          assign a4 = o2 \& T[5];
18
19
          assign CLR = a1 | a2 | a3 | a4 ;
          assign S= B[0] & r;
      endmodule
```




SEQUENCE COUNTER

```
module RAM (CLK, read, AR, write, INDATA, OUTDATA );
    input CLK, read, write;
    input [15:0]INDATA;
    input [11:0] AR;
    output reg [15:0] OUTDATA;
    reg [15:0] RAM_4K [4096:0];
    initial
    begin
    RAM_4K[0] = 16'h7020;
                             //clear AC
    RAM_4K[1] = 16'h7800;
                             //clear AC
    RAM_4K[2] = 16'h7200;
                               //CMA
                               //LDA
    RAM_4K[3] = 16'h2004;
                               //ADD
    RAM_4K[4] = 16'h2002;
    RAM_4K[5] = 16'h7001;
                               //HLT
    end
    always@* begin
        if (write)
            RAM_4K[AR] <= INDATA;</pre>
        else if(read)
            OUTDATA = RAM_4K[AR];
        end
endmodule
```

MEMORY

```
module Memory_Control(Str, Load, T, D, I);
          input I;
         input [7:0] T, D;
          output Str, Load;
          wire Dn7;
          wire A2, A3, A4, A5, A6, A7, A8, A9;
10
          assign Dn7 = \sim D[7];
11
          assign A3 = D[3] & T[4];
12
          assign A4 = D[5] & T[4];
13
          assign A5 = D[6] \& T[6];
          assign A6 = Dn7 & I & T[3];
14
15
          assign A7 = D[6] & T[4];
          assign A9 = D[2] | D[1] | D[0];
16
17
          assign A8 = A9 \& T[4];
         assign Str = A3 |A4 | A5;
18
19
         assign Load = T[1] | A6 | A7 | A8;
20
21
     endmodule
```



IMEVIORY CONTROL

REGISTERS

- **✓** AR REGISTER
- **✓ PC REGISTER**
- **✓** DC REGISTER
- **✓** AC REGISTER

AR Register

```
module REG_11(Q, INR, Data, LD, CLK, CLR);
   output reg [11:0] Q;
   input [11:0] Data;
   input INR, LD, CLK, CLR;
   initial Q = 0;
   always @(posedge CLK)
   begin
       if (CLR)
           Q <= 16'b0;
       else if(LD)
           Q <= Data;
       else if(INR)
           Q \le Q + 1;
   end
endmodule
```

Pc Register

```
module REG_11(Q, INR, Data, LD, CLK, CLR);
   output reg [11:0] Q;
   input [11:0] Data;
    input INR, LD, CLK, CLR;
   initial Q = 0;
    always @(posedge CLK)
   begin
       if (CLR)
           Q <= 16'b0;
       else if(LD)
           Q <= Data;
       else if (INR)
           Q \le Q + 1;
   end
endmodule
```

DR Register

```
module REG_11(Q, INR, Data, LD, CLK, CLR);
   output reg [11:0] Q;
   input [11:0] Data;
   input INR, LD, CLK, CLR;
   initial Q = 0;
    always @(posedge CLK)
   begin
       if(CLR)
           Q <= 16'b0;
       else if(LD)
           Q <= Data;
       else if(INR)
           Q \le Q + 1;
    end
endmodule
```


Ac Register

```
module REG_16(Q, INR, Data, LD, CLK, CLR);
   initial Q = 0;
   output reg [15:0] Q;
    input [15:0] Data;
    input INR, LD, CLK, CLR;
    always @(posedge CLK)
    begin
       if(CLR)
           Q \le 16'b0;
       else if(LD)
           Q <= Data;
       else if(INR)
           Q \le Q + 1;
   end
endmodule
```




AR CONTROL

```
module AR_Control(LD, CLR, INR, T, D, I);
         input I;
         input [7:0] T, D;
         output LD, CLR, INR;
         wire D7n, Rn;
         wire al, a2, a3;
 9
10
         assign D7n = \sim D[7];
12
         assign al = D7n & I & T[3];
13
         assign a2 = T[2] & Rn;
14
         assign a3 = Rn \& T[0];
15
         assign CLR = T[0];
16
         assign INR = D[5] \& T[4];
17
         assign LD = a1 | a2 | a3;
18
19 🖨
     endmodule
```




PC CONTROL

module PC_control(CLR, INR, Load, I, E, T, D, B, DR, AC); output CLR, INR, Load; input I, E; input [7:0] T, D; input [15:0] B; input [15:0] DR, AC; wire In, AC15n, En, al, a3, r, p, a6 , a7 , a8 , a9 , a10 , o1 , a11 , o2; 10 wire al5, al6; 12 assign In= ~I; 13 assign AC15n=~AC[15]; assign En=~E; 15 assign al= T[1]; 16 assign CLR=T[1]; assign a3= T[2]; 18 assign p= I & T[3] & D[7]; 19 assign r= In & D[7] & T[3]; 20 🖨 21 22 🖒 23 assign a8 = B[3] & AC[15]; //SNA 24 assign a9 = AC15n & B[4]; //SPA 25 assign al0 = En & B[1]; //SZE 26 assign ol = a8 | a9 | a10; assign all = r & ol; // all SNA , SPA , SZE 28 29 30 // if one of these conditions is true then pc = loa assign Load = a15 | a16; 31 assign INR = al | a3 | all | p; // if one of these conditions is true then pc <= pc 32




DR CONTROL

```
module DR_Control(Load, INR, T, D);
    input [7:0] T,D;
    output Load, INR;
    wire ToLoad;
    assign INR = D[6] \& T[5];
    assign ToLoad = (D[0] | D[1] | D[2] | D[6]);
    assign Load = T[4] & ToLoad;
endmodule
```



AC CONTROL

```
module AC_Control(AND, COM, SHR, SHL, INPT, DR, ADD, LD, INR, CLR, T, D, B, I);
          output AND, SHR, SHL, COM, INPT, DR, ADD, LD, INR, CLR;
          input[7:0] T, D;
          input[15:0] B;
          input I;
          wire In;
          wire r, p;
10
          assign In = ~I;
11
12
          assign p = D[7] & I & T[3];
13
          assign r = D[7] \& In \& T[3];
14
15
          assign AND = D[0] \& T[5];
16
          assign ADD = T[5] & D[1];
17
          assign DR = T[5] \in D[2];
18
          assign COM = B[9] & r;
19
          assign SHL = B[6] & r;
20
          assign SHR = B[7] & r;
21
          assign INR = B[5] & r;
22
          assign INPT = B[11] & p;
23
24
          assign LD = ( AND | ADD | DR | SHL | SHR | COM | INPT );
          assign CLR = r \in B[11];
26 🖨 endmodule
```



ALU

```
module ALU(AND, ADD, LDA, CMA, E, AC, DR, cout , ACDATA);
   input AND, ADD, LDA, CMA, E; //instructions signals
   input [15:0] AC, DR;
   output cout ;
   output [15:0] ACDATA;
   wire [15:0] and16,add16,lda16,cma16; // turning the instructions signals into 16-bit signal to be anded
   wire [15:0] AND1, AND2, AND3, AND4, SUM;
                                          //AND gate of each instruction
   wire CARRY;
   //AND OPERATION
   assign and16 = (AND ? 16'hffff :16'b0);
   assign AND1 = AC & and16 & DR;
   //ADD OPERTION , (CARRY, SUM) is the result of a full-adder
   assign {CARRY, SUM} = AC + DR ;
   assign cout = CARRY;
   assign AND2 = SUM & add16;
   //LDA OPERATION (load AC with DR content )
   assign lda16 = (LDA ? 16'hffff :16'b0);
   assign AND3 = 1da16 & DR ;
   //CMA OPERATION (Complement AC content)
   assign cma16 = (CMA ? 16'hffff : 16'b0);
   assign AND4 = (~AC) & cma16;
       wire o1 , o2;
   assign ACDATA = AND1 | AND2 | AND3 | AND4; // All AND gates signals to be into an OR gate that results in AC
endmodule
```

SIMULATION

