# CENG336

Int. to Embedded Systems Development


# **Recitation 2**

PIC Assembly Language & I/O Ports of PIC18F8722

### **Outline**

- PIC18F8722 overview
- PIC assembly language
  - code structure
  - instruction set
- I/O ports of PIC18F8722


# PIC18F8722 overview: programmer's model



from Week 2 Architecture Lecture Notes in ODTUClass

# PIC assembly language

# PIC assembly language: code structure



### to avoid confusion...

currently: XC8 PIC Assembler

before: MPASM

- lecture notes and videos may include MPASM codes
- differences in:
  - setting the reset vector
  - variable definitions
  - some directives
  - some literal representations

### **PIC Assembler**

## MPASM (old)

```
LIST p=18F8722
PROCESSOR 18F8722
#include <xc.inc>
                                                                  #include <p18f8722.inc>
CONFIG OSC = HSPLL, FCMEN = OFF, IESO = OFF, ...
                                                                  CONFIG OSC = HSPLL, FCMEN = OFF, IESO = OFF, ...
; global variable definitions
                                                                  : variable definitions
GLOBAL var1
; allocating space in access bank for variables
PSECT udata acs
var1:
    DS 1
         ; allocate 1 byte
PSECT resetVec, class=CODE, reloc=2
                                                                  ORG
                                                                        0x00
resetVec:
                                                                  goto main
            main
    goto
init:
                                                                  init:
task 1:
                                                                  task 1:
PSECT CODE
main:
                                                                  main:
                                                                      call init
    call init
                                                                      call task 1
    call task 1
    . . .
end resetVec
                                                                  end
```

### instruction set

- byte-oriented operations
- *bit-oriented* operations
- *literal* operations
- *control* operations
- program memory ⇔ data memory operations

# byte-oriented operations

Mnemo	onic,	Description	Cycles	16-Bit Instruction Word				Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED OPERATIONS									
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1 ′		10da	ffff	ffff	C, DC, Z, OV, N	
NCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff		4
NFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1 ′	0001	00da	ffff	ffff	Z. N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z. N	1
MOVFF	$f_s$ , $f_d$	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff		
	5, u	f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f. a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1		001a	ffff	ffff		1, 2
NEGF	f. a	Negate f	1		110a	ffff		C, DC, Z, OV, N	', _
RLCF	f, d, a	Rotate Left f through Carry	1		01da	ffff		C, Z, N	1, 2
RLNCF		Rotate Left f (No Carry)	1		01da	ffff	ffff		', _
RRCF		Rotate Right f through Carry	1	0011	00da	ffff		C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1		00da	ffff	ffff		
SETF	f, a	Set f	1		100a	ffff	ffff	_,	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1		01da	ffff	ffff	The state of the same of the s	,, _
SUBWF	f, d, a	Borrow Subtract WREG from f	1	0101	11da	ffff		C, DC, Z, OV, N	1 2
SUBWFB		Subtract WREG from f with	1		11da 10da	ffff		C, DC, Z, OV, N	1, 2
	f, d, a	Borrow	'	0101	ıvaa	TIII	TIII	O, DO, Z, OV, N	
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

Reading and/or updating one byte of data, namely a register **f** 

# bit-oriented operations

TABLE 26-2:	PIC18FXXXX INSTRUCTION SET (CONTINUED)
IADEL LU L.	TIOTOL XXXX INCTITION OF LOCATION OF L

Mnemonic,		Description	Cualas	16-Bit Instruction Word				Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	TED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	C	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn		
RESET		Software Device Reset	1	0000	0000	1111	1111		
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Reading and/or updating one bit of data, or making a control decision using the read bit

# control operations

TABLE 26-2:	PIC18FXXXX INSTRUCTION SET (CC	ONTINUED)
-------------	--------------------------------	-----------

Mnemonic, Operands		Description	Cualas	16-Bit Instruction Word				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIENTED OPERATIONS									
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	. OPERA	TIONS							
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	C	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Updating the control flow such as making calls, returns or branching

# literal operations

TABLE 26-2:	PIC18FXXXX INSTRUCTION	SET (CONTINUED)
		10000 MARKET

Mnemonic, Operands		Description	Cyalas			ruction \	Nord	Status	Notes
		Description	Cycles	MSb			LSb	Affected	notes
LITERAL (	PERATI	ONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move Literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	//ORY ↔	PROGRAM MEMORY OPERATI	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	5
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	5
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	5
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	5

Using a literalk instead of a value storedin a register

# memory operations

TABLE 26-2:	PIC18FXXXX INSTRUCTION SET (CONTINUED)
-------------	--

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL C	PERATI	ONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move Literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	IORY ↔	PROGRAM MEMORY OPERATION	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	5
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	5
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	5
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	5

read and write data between data memory and program memory

### structure of an instruction in datasheet

ADDWF	ADD W to f	
Syntax:	ADDWF f {,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	since f is an address, you can directly write a variable with and allocated space as an operand
Operation:	$(W) + (f) \rightarrow dest$	allocated space as all operalld
Status Affected:	N, OV, C, DC, Z	
Encoding:	0010 01da ffff ffff	
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).	bits in the STATUS register that are affected by the execution of this instruction
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).	

### **ADDWF: add W and F**

ADDWF	ADD W to f
Syntax:	ADDWF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ dest
Status Affected:	N, OV, C, DC, Z
Encoding:	0010 01da ffff ffff
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

add the values of working register and a register **f** 

- addwf my\_var, 0store result back in W
- addwf my\_var, 1store result back in my\_var

### **CLRF: clear F**

CLRF	Clear f						
Syntax:	CLRF f {,a}						
Operands:	$0 \le f \le 255$ $a \in [0,1]$						
Operation:	$000h \rightarrow f$ $1 \rightarrow Z$						
Status Affected:	Z						
Encoding:	0110 101a ffff ffff						
Description:	ription: Clears the contents of the specified register.						

### clear the contents of register **f**

• before:

$$my_var => 00010111$$

• after clrf my\_var:
 my\_var => 00000000

### move operations

- movf f, 0 : moves value of f to W
- movwf f : moves value of W to f
- movlw k : moves literal k to W
- movff fs, fd : moves value of fs to fd

### **DECF and INCF: decrement F and increment F**

DECF	Decremen	t f		
Syntax:	DECF f{,	d {,a}}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	$(f) - 1 \rightarrow de$	est		
Status Affected:	C, DC, N, 0	OV, Z		
Encoding:	0000	01da	ffff	ffff
Description:	Decrement result is sto result is sto (default).	ored in W	. If 'd' is '1	', the

INCF	Increment f
Syntax:	INCF f {,d {,a}}
Operands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$
Operation:	(f) + 1 $\rightarrow$ dest
Status Affected:	C, DC, N, OV, Z
Encoding:	0010 10da ffff ffff
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed hadk in register 'f' (default)

- decf f, 0: subtract 1 from the value of f, write the result to W
- decf f, 1: write the result to f instead
- incf f, 0: add 1 to the value of f, write the result to W
- incf f, 1: write the result to finstead

# DECFSZ and INCFSZ: dec./inc., skip if zero

- decfsz f, 1 decrement f
   if result is 0, skip the next instruction
- incfsz f, 1 increment f if result is 0, skip the next instruction

```
nonzero_case:
...
zero_case:
...
main:
...
decfsz my_var, 1
goto nonzero_case
goto zero_case
```

# **NOP:** no operation

Syntax:	NOP				
Operands:	None				
Operation:	No operati	on			
Status Affected:	None				
Encoding:	0000 1111	0000 xxxx	0000 xxx		0000
Description:	No operati	on.			
Words:	1				
Cycles:	1				
Cycles.					
Q Cycle Activity:				Q4	
	Q2	Q3	3	C	)4

None.

stands for **no** operation, does nothing

### BCF and BSF: bit clear F and bit set F

- bcf f, b
   set bit b of register f to 0
   (clear bit b of register f)
- **bsf f**, **b** set bit **b** of register **f** to 1

# before: my\_var => 00010111 after bcf my\_var, 2:

my var => 00010**0**11

# BTFSC and BTFSS: bit test f, skip if clear/set

- btfsc f, b
   test bit b of register f
   if bit is 0, skip the next instruction
- btfss f, b
   test bit b of register f
   if bit is 1, skip the next instruction

```
nonzero_case:
...
zero_case:
...
main:
...
btfsc my_var, 1
goto nonzero_case
goto zero_case
```

### **CALL and RETURN**


#### call my\_label

- return address PC+4 is pushed onto the stack
- the PC is loaded with the address of the label

#### return

 stack is popped into the PC, transferring control to the instruction after the original call.

### **CALL and RETURN**



# I/O ports of PIC18F8722

### I/O ports

For ports A-J on the device:

**PORTX**: register that reads the voltage levels on the pins of the port

**TRISX**: register for setting the *data direction* of the port

a bit is **set**: **1**NPUT mode

a bit is cleared: **0**UTPUT mode

LATX: data latch register of the port, also called output latch


# special features of I/O ports

- most basic features of ports are:
  - turning on/off the leds
  - reflecting the state changes happening when a button is pressed/released
- most ports have additional features:
  - oscillator connection
  - interrupts
  - analog input

• • •

no need to memorize, just check the datasheet!

# special features: Schmitt Trigger buffer



prevents the vibrations that occur when state change happens in a port (like pressing or releasing button).

### **PORTA**

8-bit wide, bidirectional port

data direction register: TRISA

data latch register: LATA

some special features:

RA4 pin: read as Timer0 clock input in counter mode (RA4/T0CKI)

has a Schmitt trigger input buffer

RA6:RA7 pins: can be enabled as oscillator

RA5:RA0 pins: can operate as A/D converter inputs

**note:** on a power-on reset, all pins in PORTA are configured as analog inputs and read as '0', except RA4, which is configured as a digital input.

### **PORTB**

8-bit wide, bidirectional port

data direction register: TRISB

data latch register: LATB

some special features:

RB4:RB7 pins: can be configured as interrupt pins

- a change in any of these pins will trigger an interrupt and set the RBIF bit in INTCON register
- clearing RBIF, or reading/writing\* to PORTB will clear the interrupt

<sup>\*</sup> check datasheet for exceptions

### **PORTC**

8-bit wide, bidirectional port

data direction register: TRISC

data latch register: LATC

some special features:

Schmitt trigger input buffers on all pins

### **PORTD**

8-bit wide, bidirectional port

data direction register: TRISD

data latch register: LATD

some special features:

Schmitt trigger input buffers on all pins

### **PORTE**

8-bit wide, bidirectional port

data direction register: TRISE

data latch register: LATE

some special features:

Schmitt trigger input buffers on all pins

### **PORTF**

8-bit wide, bidirectional port

data direction register: TRISF

data latch register: LATF

some special functions:

Schmitt trigger input buffers on all pins

**RF6:RF0 pins**: can operate as A/D converter inputs

**notes:** on a power-on reset, the RF<6:0> pins are configured as analog inputs and read as '0'. ADCON1 register can be set to to configure PORTF as digital I/O.

### **PORTG**

6-bit wide, bidirectional port

data direction register: TRISG

data latch register: LATG

some special functions:

Schmitt trigger input buffers on all pins

RG5 pin: an input-only pin

**note:** on a power-on reset, all pins are configured as digital inputs, but RG5 may be affected by some configurations.\*

\* check datasheet for details

### **PORTH**

8-bit wide, bidirectional port

data direction register: TRISH

data latch register: LATH

some special functions:

Schmitt trigger input buffers on all pins

### **PORTJ**

8-bit wide, bidirectional port

data direction register: TRISJ

data latch register: LATJ

some special functions:

Schmitt trigger input buffers on all pins

**note:** on a power-on reset, all pins are configured as digital inputs.

!!! PORTJ is used as a data register for 7-segment display in MCDEV.

# takeaways

# takeaways

- datasheets and guides shared in ODTUClass are your friends!
  - architecture, instruction set and i/o ports:
     PIC18F8722 DataSheet
  - program structure:
     MPLAB XC8 PIC Assembler User Guide
- lecture notes and videos have detailed explanations that worth checking again
- you can <u>always</u> ask your questions via email or in office hours