RISC vs. CISC Machines

Feature	RISC	CISC	
Registers		6, 8, 16	
Register Classes	One	Some	
Arithmetic Operands	Registers	Memory+Registers	
Instructions	3-addr	2-addr	
Addressing Modes	r M[r+c] (l,s)	several	
Instruction Length	32 bits	Variable	



MIPS is a RISC

- RISC = Reduced (Regular/Restricted) Instruction Set Computer
- All arithmetic operations are of the form:

$$R_d < -R_s ext{ op } R_t$$
 # the Rs are registers

- Important restriction: MIPS is a load store architecture: the ALU can only operate on registers Why?
- Basic operations (really only a few kinds)
 - Arithmetic (addition, substraction, etc)
 - Logical (and, or, xor, etc)
 - Comparison (less-than, greater-than, etc)
 - Control (branches, jumps, etc)
 - Memory access (load and store)
- All MIPS instructions are 32 bits long

MIPS is a Load-Store Architecture

- Every operand of a MIPS instruction must be in a register (with some exceptions)
- Variables must be loaded into registers
- Results have to be stored back into memory
- Example C fragment...

```
a = b + c;

d = a + b;
```

... would be "translated" into something like:

```
Load b into register Rx
Load c into register Ry
Rz <- Rx + Ry
Store Rz into a
Rz <- Rz + Rx
Store Rz into d
```



MIPS Registers

- Provides thirty-two, 32-bit registers, named \$0, \$1, \$2 .. \$31 used for:
 - integer arithmetic
 - address calculations
 - special-purpose functions defined by convention
 - temporaries
- A 32-bit program counter (PC)
- Two 32-bit registers HI and LO used specifically for multiplication and division
- Thirty-two 32-bit registers \$f0, \$f1, \$f2 .. \$f31 used for floating point arithmetic
- Other special-purpose registers (see later)



MIPS Register Names and Conventions

Register	Name	Function	Comment
\$0	zero	Always 0	No-op on write
\$1	\$at	reserved for assembler	don't use it!
\$2-3	\$v0-v1	expression eval/function return	
\$4-7	\$a0-a3	proc/funct call parameters	
\$8-15	\$t0-t7	volatile temporaries	not saved on call
\$16-23	\$s0-s7	temporaries (saved across calls)	saved on call
\$24-25	\$t8-t9	volatile temporaries	not saved on call
\$26-27	\$k0-k1	reserved kernel/OS	don't use them
\$28	\$gp	pointer to global data area	
\$29	\$sp	stack pointer	
\$30	\$fp	frame pointer	
\$31	\$ra	proc/funct return address	



MIPS Instruction Types

- As we said earlier, there are very few basic operations:
 - Memory access (load and store)
 - Arithmetic (addition, substraction, etc)
 - Logical (and, or, xor, etc)
 - Comparison (less-than, greater-than, etc)
 - Control (branches, jumps, etc)
- We'll use the following notation when describing instructions:

```
rd: destination register (modified by instruction)

rs: source register (read by instruction)

rt: source/destination register (read or read+modified)

immed: a 16-bit value
```



Load and Store Instructions

- Data is explicitly moved between memory and registers through load and store instructions.
- Each load or store must specify the memory address of the memory data to be read or written.
- Think of a MIPS address as a 32-bit, unsigned integer.
- Because a MIPS instruction is always 32 bits long, the address must be specified in a more compact way.
- We always use a base register to address memory
- The base register points somewhere in memory, and the instruction specifies the register number, and a 16-bit, signed offset
- A single base register can be used to access any byte within ???
 bytes from where it points in memory.



Load and Store Examples

Load a word from memory:

```
lw rt, offset(base) # rt <- memory[base+offset]
```

Store a word into memory:

```
sw rt, offset(base) # memory[base+offset] <- rt
```

 For smaller units (bytes, half-words) only the lower bits of a register are accessible. Also, for loads, you need to specify whether to sign or zero extend the data.

```
lb rt, offset(base) # rt <- sign-extended byte
lbu rt, offset(base) # rt <- zero-extended byte
sb rt, offset(base) # store low order byte of rt</pre>
```



Arithmetic Instructions

SUB \$80, \$80, \$81 # 80 <- 80 - 81

ADDI \$t3, \$t4, 5 # t3 <- t4 + 5



Flow of Control: Conditional Branches

```
BEQ rs, rt, target # branch if rs == rt
BNE rs, rt, target # branch if rs != rt
```

Comparison Between Registers

- What if you want to branch if R6 is greater than R7?
- We can use the SLT instruction:

```
SLT rd, rs, rt # if rs<rt then rd <- 1
# else rd <- 0
SLTU rd, rs, rt # same, but rs, rt unsigned
```

Example: Branch to L1 if \$5 > \$6

```
SLT $7, $6, $5 # $7 = 1, if $6 < $5
BNE $7, $0, L1
```



Jump Instructions

Jump instructions allow for unconditional transfer of control:

```
J target # go to specified target

JR rs # jump to addr stored in rs
```

Jump and link is used for procedure calls:

```
JAL target # jump to target, $31 <- PC

JALR rs, rd # jump to addr in rs

# rd <- PC
```

When calling a procedure, use JAL; to return, use JR \$31



Logic Instructions

Used to manipulate bits within words, set up masks, etc.

```
Opcode Operands
                    Comments
     rd, rs, rt # rd <- AND(rs, rt)
AND
ANDI rt, rs, immed # rt <- AND(rs, immed)
OR rd, rs, rt
ORI rt, rs, immed
XOR rd. rs. rt
XORI
      rt, rs, immed
```

- The immediate constant is limited to 16 bits.
- To load a constant in the 16 upper bits of a register we use LUI:

```
Opcode Operands
                     Comments
                     # rt<31,16> <- immed
LUI
       rt, immed
                      # rt<15.0> <- 0
```



Pseudoinstructions

Data moves

Name	Assembly syntax	Expansion	Operation in C
move	move \$t, \$s	addiu \$t, \$s, 0	t = s
clear	clear \$t	addu \$t, \$zero, \$zero	t = 0
load 16-bit immediate	li \$t, C	addiu \$t, \$zero, C_lo	t = C
load 32-bit immediate	li \$t, C	lui \$t, C_hi ori \$t, \$t, C_lo 📁	t = C
load label address	la \$t, A	lui \$t, A_hi ori \$t, \$t, A_lo	t = A

System Calls

Service	Code	Arguments	Result
print integer	1	\$a0=integer	Console print
print string	4	\$a0=string address	Console print
read integer	5		\$a0=result
read string	8	\$a0=string address \$a1=length limit	Console read
exit	10		end of program

```
Hello World
                   # text segment
       .text
       .global __start
                   # execution starts here
  start:
     la $a0,str # put string address into a0
       li $v0,4 = #
                   # print
       syscall
       li v0, 10
                  # au revoir...
       syscall
       .data
                   # data segment
       .asciiz "hello world\n"
str:
```

```
.data
                                                .globl main
                                       main:
A:
        .word
               5
                                               addu $s7, $0, $ra
B:
        .word 10
                                                       $a0, A
        .qlobl outputAMsq
                                                la
                                                la
                                                       $a1, B
outputAMsq:
        .asciiz "\n A = "
                                                jal
                                                       foo =
        .globl outputBMsg
                                                li
                                                        $v0, 4
outputBMsq:
        .asciiz "\n B = "
                                                la
                                                        $a0, outputAMsg =
        .globl blankMsg
                                                syscall
                                                        $v0, 1
                                                li
blankMsg:
        .asciiz "
                                                       $a0, A 💆
                                                W
                                                syscall
                                                       $v0, 4
        .text
                                               li
        .qlobl foo
                                                la
                                                       $a0, blankMsq
foo:
      lw
               $t0, 0($a0)
                                                        #Output B
                                                li
                                                        $v0, 4
        ] W
               $t1, 0($a1)
               $t0, 0($a1)
                                                la
                                                        $a0, outputBMsq
        SW
               $t1, 0($a0)
                                                syscall
        SW
                                                li
                                                        $v0, 1
       jr
               $ra
                                                        $a0, B
                                                ] W
                                                syscall
                                                        $ra, $0, $s7
                                                addu
                                                jr
                                                        $ra
                                                        $0, $0, $0
                                                add
```